





|  |                                       | 1  |  |  |
|--|---------------------------------------|----|--|--|
| Introduc   | tion                                  | 9  |  |  |
| Analog System Lab  |                                       |    |  |  |
| Organiz  | ation of the Analog System Lab Course | 11 |  |  |
| Lab Set  | up                                    | 12 |  |  |
| System   | Lab Kit ASLK PRO - An overview        | 13 |  |  |
|  | Hardware                              | 13 |  |  |
|  | Software                              | 13 |  |  |
| Getting  | to know ASLK PRO                      | 14 |  |  |
| Organiz  | ration of the Manual                  | 16 |  |  |
| Experin  | nent 1:                               | 17 |  |  |
| Study the characteristics of negative feedback amplifiers and  |                                       |    |  |  |
| design of an   | instrumentation amplifier             |    |  |  |
| 1.1  | Brief theory and motivation           | 18 |  |  |
|  | 1.1.1 Unity Gain Amplifier            | 18 |  |  |
|  | 1.1.2 Non-inverting Amplifier         | 19 |  |  |
|  | 1.1.3 Inverting Amplifier             | 19 |  |  |
| 1.2  | Exercise Set 1                        | 20 |  |  |
| 1.3  | Measurements to be taken              | 20 |  |  |
| 1.4  | What should you submit                | 21 |  |  |
| 1.5  | Other related ICs                     | 21 |  |  |
| Experim  | ent 2 <sup>.</sup>                    | 23 |  |  |
|  |                                       | 25 |  |  |
| Study the characteristics of regenerative feedback system with extension to design an astable and monostable multivibrator |                                       |    |  |  |
| 2.1  | Brief theory and motivation           | 24 |  |  |
|  |                                       |    |  |  |

| 2.2         | <ul> <li>2.1.1 Inverting Regenerative Comparato</li> <li>2.1.2 Astable Multivibrator</li> <li>2.1.3 Monostable Multivibrator (Timer)</li> <li>Exercise Set 2</li> </ul> | or 24<br>24<br>25<br>26 |
|-------------|---|-------------------------|
| Experi      | ment 3:   | 27                      |
| •           |   |                         |
| Study the C | characteristics of integrators and differentiator   | CIFCUITS                |
| 3.1         | Brief theory and motivation   | 28                      |
|             | 3.1.1 Integrators   | 28                      |
|             | 3.1.2 Differentiators   | 28                      |
| 3.2         | Specifications  | 28                      |
| 3.3         | Measurements to be taken  | 28                      |
| 3.4         | What should you submit  | 29                      |
| 3.5         | Exercise Set 3 - Grounded Capacitor Topolo  | gies                    |
|             | of Integrator and Differentiator  | 30                      |
|             |   |                         |
| Experi      | ment 4:   | 31                      |
| Design of A | Analog Filters  |                         |
| 4.1         | Brief theory and motivation   | 32                      |
| 4.2         | Specification   | 33                      |
| 4.3         | Measurements to be taken  | 33                      |
| 4.4         | What should you submit  | 33                      |
| 4.5         | Exercise Set 4  | 34                      |
|             |   |                         |
|             |   |                         |
|             |   |                         |

| Experim                         | nent 5:   | 35 |  |
|---------------------------------|---|----|--|
| Design of a s                   | elf-tuned filter  |    |  |
| 5.1 Brief theory and motivation |   |    |  |
|                                 | 5.1.1 Multiplier as a Phase Detector                              | 36 |  |
| 5.2                             | Specification   | 37 |  |
| 5.3                             | Measurements to be taken  | 37 |  |
|                                 | 5.3.1 Transient response  | 37 |  |
| 5.4                             | What should you submit  | 37 |  |
|                                 | 5.4.1 Exercise Set 5  | 38 |  |
|                                 |   |    |  |
| Experin                         | nent 6:   | 39 |  |
| Design a fun<br>Oscillator/FM   | ction generator and convert it to Voltage-Controlled<br>Generator |    |  |
| 6.1                             | Brief theory and motivation                                       | 40 |  |
| 6.2                             | Specifications  | 40 |  |
| 6.3                             | Measurements to be taken  | 40 |  |
| 6.4                             | What should you submit  | 41 |  |
| 6.5                             | Exercise Set 6  | 41 |  |
|                                 |   |    |  |
| Experim                         | nent 7:   | 43 |  |
| Design of a P                   | hase Lock Loop (PLL)  |    |  |
| 7.1                             | Brief theory and motivation                                       | 44 |  |
| 7.2                             | Specifications  | 44 |  |
| 7.3                             | Measurements to be taken  | 45 |  |
| 7.4                             | What should you submit  | 45 |  |
| 7.5                             | Exercise Set 7  | 45 |  |
|                                 |   |    |  |

| Experiment 8:                   |  |    |  |  |  |  |
|---------------------------------|--|----|--|--|--|--|
| Automatic Gai                   | n Control (AGC) Automatic Volume Control (AVC) |    |  |  |  |  |
| 8.1 Brief theory and motivation |  |    |  |  |  |  |
| 8.2                             | Specifications                                 | 48 |  |  |  |  |
| 8.3                             | Measurements to be taken                       | 48 |  |  |  |  |
| 8.4                             | What should you submit                         | 48 |  |  |  |  |
| 8.5                             | Exercise Set 8                                 | 49 |  |  |  |  |
| Experim                         | ent 9:   | 51 |  |  |  |  |
| DC-DC Conver                    |  |    |  |  |  |  |
| 9.1                             | Brief theory and motivation                    | 52 |  |  |  |  |
| 9,2                             | 52   |    |  |  |  |  |
| 9.3                             | 52   |    |  |  |  |  |
|                                 | 9.3.1 Time response                            | 52 |  |  |  |  |
|                                 | 9.3.2 Transfer function                        | 52 |  |  |  |  |
| 9.4                             | What should you submit                         | 53 |  |  |  |  |
| 9.5                             | Exercise Set 9                                 | 53 |  |  |  |  |
| Experim                         | ent 10 <sup>.</sup>                            | 55 |  |  |  |  |
|                                 |  |    |  |  |  |  |
| Design a Low                    | Dropout (LDO) regulator                        |    |  |  |  |  |
| 10.1                            | Brief theory and motivation                    | 56 |  |  |  |  |
| 10.2                            | Specifications                                 | 56 |  |  |  |  |
| 10.3                            | Measurements to be taken                       | 56 |  |  |  |  |
| 10.4                            | What should you submit                         | 57 |  |  |  |  |
| 10.5 Exercise Set 10 57         |  |    |  |  |  |  |

|                              |  | 1  |  |  |
|------------------------------|--|----|--|--|
| Experin                      | <b>59</b>  |    |  |  |
| To study the                 | To study the parameters of an LDO integrated circuit                               |    |  |  |
| 11.1                         | Brief theory and motivation  | 60 |  |  |
| 11.2                         | Specifications   | 60 |  |  |
| 11.3                         | Measurements to be taken   | 60 |  |  |
| 11.4                         | What should you submit   | 61 |  |  |
| Experin                      | ient 12:   | 63 |  |  |
| To study the<br>Evaluation m | parameters of a DC-DC Converter using on-board<br>odule                            |    |  |  |
| 12.1                         | Brief theory and motivation  | 64 |  |  |
| 12.2                         | Specifications   | 65 |  |  |
| 12.3                         | Measurements to be taken   | 65 |  |  |
| 12.4                         | What should you submit   | 65 |  |  |
| Experim                      | nent 13:   | 67 |  |  |
| Design of a D                | igitally Controlled Gain Stage Amplifier   |    |  |  |
| 13.1                         | Brief theory and motivation  | 68 |  |  |
| 13.2                         | Specifications   | 68 |  |  |
| 13.3                         | Measurements to be taken   | 68 |  |  |
| 13.4                         | What should you submit   | 68 |  |  |
| 13.5                         | Exercise Set 13  | 69 |  |  |
| Experiment 14:               |  | 71 |  |  |
|                              | Design of a Digitally Programmable Square and Triangular wave generator/oscillator |    |  |  |
| 14.1                         | Brief theory and motivation  | 72 |  |  |
|                              |  | 1  |  |  |

| 14.2  | Specifications |   |    |  |
|-------|----------------|---|----|--|
| 14.3  | •              | ements to be taken                            | 72 |  |
| 14.4  | What sl        | hould you submit                              | 72 |  |
| 14.5  | Exercis        | e Set 14                                      | 73 |  |
|       |                |   |    |  |
| ICs u | ised ii        | n ASLK PRO                                    | 75 |  |
| A.1   | TL082:         | JFET-Input Operational Amplifier              | 76 |  |
|       | A.1.1          | Features                                      | 76 |  |
|       | A.1.2          | Applications                                  | 76 |  |
|       | A.1.3          | Description                                   | 76 |  |
|       | A.1.4          | Download Datasheet                            | 76 |  |
| A.2   | MPY63          | 4: Wide Bandwidth Analog Precision Multiplier | 77 |  |
|       | A.2.1          | Features                                      | 77 |  |
|       | A.2.2          | Applications                                  | 77 |  |
|       | A.2.3          | Description                                   | 77 |  |
|       | A.2.4          | Download Datasheet                            | 77 |  |
| A.3   | DAC 78         | 21: 12 Bit, Parallel, Multiplying DAC         | 78 |  |
|       | A.3.1          | Features                                      | 78 |  |
|       | A.3.2          | Applications                                  | 78 |  |
|       | A.3.3          | Description                                   | 78 |  |
|       | A.3.4          | Download Datasheet                            | 78 |  |
| A.4   | TPS402         | 200: Wide-Input, Non-Synchronous Buck         |    |  |
|       | DC/DC (        | Controller                                    | 79 |  |
|       | A.4.1          | Features                                      | 79 |  |
|       | A.4.2          | Applications                                  | 79 |  |
|       | A.4.3          | Description                                   | 79 |  |
|       | A.4.4          | Download Datasheet                            | 79 |  |

Α

|     | c c | •   |      |
|-----|-----|-----|------|
| T N | † † | σ   | ires |
|     |     | 19r |      |

|     | A.5     | TLV725    | 0: Micropower Low-Dropout Voltage Regulator | 80 |
|-----|---------|-----------|---|----|
|     |         | A.5.1     | Features                                    | 80 |
|     |         | A.5.2     | Applications                                | 80 |
|     |         | A.5.3     | Description                                 | 80 |
|     |         | A.5.4     | Download Datasheet                          | 80 |
|     | A.6     | Transist  | ors: 2N3906, 2N3904, BS250                  | 81 |
|     |         | A.6.1     | 2N3906 Features, A.6.2 Download Datasheet   | 81 |
|     |         | A.6.3     | 2N3904 Features, A.6.4 Download Datasheet   | 81 |
|     |         | A.6.5     | BS250 Features, A.6.6 Download Datasheet    | 81 |
|     | A.7     | Diode: 1  | N4448 Small Signal Diode                    | 82 |
|     |         | A.7.1     | Features                                    | 82 |
|     |         | A.7.2     | Download Datasheet                          | 82 |
|     |         |           |   |    |
| В   | Intro   | ductio    | on to Macromodels                           | 83 |
|     |         |           |   |    |
|     | B.1     | Micromo   | dels  | 84 |
|     | B.2     | Macrom    | odels                                       | 84 |
|     |         |           |   |    |
| (   | Activ   | itv - C   | Convert your                                |    |
| -   |         | -         | -   | 70 |
|     | PC/Id   | μιομ      | into an Oscilloscope                        | 87 |
|     | C.1     | Introduc  | tion  | 88 |
|     | C.2     | Limitatio |   | 88 |
|     | C.L     | chintati  |   | 00 |
| D   | Analo   | ng Sivi   | stem Lab Kit PRO                            |    |
| U   |         |           |   | 00 |
|     | Conn    | ectio     | n Diagrams                                  | 89 |
|     |         |           |   |    |
| Bit | oliogra | aphv      |   | 99 |
|     | 0.0     |           |   | _  |

| Signal Chain in an Electronic System                  | 10   |
|---|--|
| Analog System Lab Kit PRO                             | 13   |
| Picture of ASLK PRO                                   | 15   |
| An ideal Dual-Input, Single-Output OP-Amp and its I-O |  |
| characteristic  | 18   |
| A Unity Gain System                                   | 18   |
| Magnitude and Phase response of a Unity Gain System   | 19   |
| Time Response of an Amplifier for                     |  |
| a step input of size Vp                               | 19   |
| (a) Non-inverting amplifier of gain 2,                |  |
| (b) Inverting amplifier of gain 2                     | 19   |
| Negative Feedback Amplifiers                          | 19   |
| Frequency Response of Negative Feedback Amplifiers    | 20   |
| Outputs VF1 , VF2 and VF3 of Negative Feedback        |  |
| Amplifiers of Figure 2.6 for Square-wave Input VG1    | 20   |
| Instrumentation Amplifiers with (a) three and (b) two |  |
| operational amplifiers                                | 20   |
| Inverting Schmitt-Trigger and                         |  |
| its Hysteresis Characteristic                         | 24   |
| Symbol for an Inverting Schmitt Trigger               | 24   |
| Non-inverting Schmitt Trigger                         |  |
| and its Hysteresis Curve                              | 24   |
| Astable Multivibrator and its characteristics         | 25   |
| Trigger waveform                                      | 25   |
| Monostable Multivibrator and its outputs              | 25   |
| Integrator  | 28   |
| Differentiator  | 28   |
| Frequency Response of integrator and differentiator   | 29   |
| Outputs of integrator and differentiator for          |  |
| square-wave and triangular-wave inputs                | 30   |
|   | Analog System Lab Kit PRO<br>Picture of ASLK PRO<br>An ideal Dual-Input, Single-Output OP-Amp and its I-O<br>characteristic<br>A Unity Gain System<br>Magnitude and Phase response of a Unity Gain System<br>Time Response of an Amplifier for<br>a step input of size Vp<br>(a) Non-inverting amplifier of gain 2,<br>(b) Inverting amplifier of gain 2,<br>(b) Inverting amplifier of gain 2,<br>Negative Feedback Amplifiers<br>Frequency Response of Negative Feedback Amplifiers<br>Outputs VF1 , VF2 and VF3 of Negative Feedback Amplifiers<br>Outputs VF1 , VF2 and VF3 of Negative Feedback<br>Amplifiers of Figure 2.6 for Square-wave Input VG1<br>Instrumentation Amplifiers with (a) three and (b) two<br>operational amplifiers<br>Inverting Schmitt-Trigger and<br>its Hysteresis Characteristic<br>Symbol for an Inverting Schmitt Trigger<br>Non-inverting Schmitt Trigger<br>and its Hysteresis Curve<br>Astable Multivibrator and its characteristics<br>Trigger waveform<br>Monostable Multivibrator and its outputs<br>Integrator<br>Differentiator<br>Frequency Response of integrator and differentiator<br>Frequency Response of integrator and differentiator |

## List of figures

| 3.5     | Circuits for Exercise 3                              | 30 |
|---------|--|----|
| 4.1     | A Second-order Universal Active Filter               | 32 |
| 4.2     | Magnitude and Phase Response of                      |    |
|         | LPF, BPF, BSF, and HPF filters                       | 32 |
| 5.1     | Analog Multiplier                                    | 36 |
| 5.2     | A Self-Tuned Filter based on a Voltage Controlled    |    |
|         | Filter or Voltage Controlled Phase Generator         | 36 |
| 5.3     | Output of the Self-Tuned Filter                      |    |
|         | based on simulation                                  | 37 |
| 6.1     | Function Generator                                   | 40 |
| 6.2     | Function Generator Output                            | 40 |
| 6.3     | Voltage-Controlled Oscillator (VCO)                  | 41 |
| 7.1     | Phase Locked Loop (PLL) and its characterisitics     | 44 |
| 7.2     | Sample output waveform for                           |    |
|         | the Phase Locked Loop (PLL) Experiment               | 44 |
| 7.3     | Block Diagram of Frequency Optimizer                 | 45 |
| 8.1     | Automatic Gain Control (AGC)/                        |    |
|         | Automatic Volume Control (AVC)                       | 48 |
| 8.2     | Input-Output Characteristics of AGC/AVC              | 48 |
| 8.3     | AGC circuit and its output                           | 49 |
| 9.1     | DC-DC Converter and PWM waveform                     | 52 |
| 9.2     | (a) SMPS Circuit (b) Ouptut Waveforms                | 53 |
| 10.1    | Low Dropout Regulator (LDO)                          | 56 |
| 10.2    | A regulator circuit and its simulated outputs - line |    |
|         | regulation and load regulation                       | 56 |
| 11.1    | Schematic diagram of on-board evaluation module      | 60 |
| 11.2(a) | Line regulation                                      | 61 |
| 11.2(b) | Load regulation                                      | 61 |
| 12.1    | Schematic of the on-board EVM                        | 64 |
|         |  |    |

| 12.2 | Simulation waveforms - TP3 is the PWM waveform            |    |
|------|---|----|
|      | and TP4 is the switching waveform                         | 65 |
| 13.1 | Circuit for Digital Controlled Gain Stage Amplifier       | 68 |
| 13.2 | Equivalent Circuit for simulation                         | 69 |
| 13.3 | Simulation output of digitally controlled Oscillator when |    |
|      | the input pattern for the DAC                             | 69 |
|      | was selected to be 0x800                                  |    |
| 14.1 | Circuit for Digital Controlled Oscillator                 | 72 |
| 14.2 | Circuit for Simulation                                    | 73 |
| 14.3 | Simulation Results  | 73 |
| A.1  | TL082 - JFET-Input Operational Amplifier                  | 76 |
| A.2  | MPY634 - Analog Multiplier                                | 77 |
| A.3  | DAC 7821 - Digital to Analog Converter                    | 78 |
| A.4  | TPS40200 - DC/DC Controller                               | 79 |
| A.5  | TPS7250 - Micropower Low-Dropout Voltage Regulator        | 80 |
| A.6  | 2N3906 PNP General Purpose Amplifier                      | 81 |
| A.7  | 2N3906 NPN General Purpose Amplifier                      | 81 |
| A.8  | BS250 P-Channel Enh. Mode Vertical DMOS FET               | 81 |
| A.9  | 1N4448 Small Signal Diode                                 | 82 |
| C.1  | Buffer circuit needed to interface an Analog Signal to    |    |
|      | Oscilloscope  | 88 |
| D.1  | OP-Amp 1A connected in Inverting Configuration            | 90 |
| D.2  | OP-Amp 1B connected in inverting configuration            | 90 |
| D.3  | OP-Amp 2A can be used in both inverting                   |    |
|      | and non-inverting configuration                           | 91 |
| D.4  | OP-Amp 2B can be used in both inverting                   |    |
|      | and non-inverting configuration                           | 91 |
| D.5  | OP-Amp 3A can be used in unity gain configuration         |    |
|      | or any other custom configuration                         | 92 |
|      |   |    |
|      |   |    |

## List of figures

| D.6  | OP-Amp 3B can be used in unity gain configuration     |       |
|------|---|-------|
|      | or any other custom configuration                     | 92    |
| D.7  | Connections for analog multiplier MPY634 - SET I      | 92    |
| D.8  | Connections for analog multiplier MPY634 - SET II     | 93    |
| D.9  | Connections for analog multiplier MPY634 - SET III    | 93    |
| D.10 | Connections for A/D converter DAC7821 - DAC I         | 94    |
| D.11 | Connections for A/D converter DAC7821 - DAC II        | 95    |
| D.12 | Connections for TPS40200 Evaluation                   |       |
|      | step-down DC/DC converter                             | 96    |
| D.13 | Connections for TP7250 low-dropout linear voltage reg | g. 97 |
| D.14 | MOSFET socket   | 97    |
| D.15 | Bipolar Junction Transistor socket                    | 97    |
| D.16 | Diode sockets   | 98    |
| D.17 | Trimmer-potentiometers                                | 98    |
| D.18 | Main power supply                                     | 98    |
| D.19 | General purpose area (2.54mm / 100mills pad spacing)  | 98    |

## List of tables

| 1.1 | Plot of Peak to Peak amplitude of output        |    |
|-----|---|----|
|     | Vpp w.r.t. Input Frequency                      | 21 |
| 1.2 | Plot of Magnitude and Phase variation           |    |
|     | w.r.t. Input Frequency                          | 21 |
| 1.3 | Plot of DC output voltage and phase variation   |    |
|     | w.r.t. DC input voltage                         | 21 |
| 2.1 | Plot of Hysteresis w.r.t. Regenerative Feedback | 25 |
|     |   |    |

| 3.1  | Plot of Magnitude and Phase w.r.t. Input Frequency   | 29 |
|------|--|----|
| 3.2  | Plot of Magnitude and Phase w.r.t. Input Frequency   | 29 |
| 3.3  | Variation of Peak to Peak value of output  |    |
|      | w.r.t. Peak value of Input   | 29 |
| 4.1  | Transfer Functions of Active Filters   | 32 |
| 4.2  | Frequency Response of a BPF with $\omega_{\scriptscriptstyle 0} = 1  kHz$ , $Q = 1$        | 33 |
| 4.3  | Frequency Response of a BSF with $\omega_{\text{o}} = 10 \text{ kHz}$ , $\mathcal{Q} = 10$ | 33 |
| 5.1  | Variation of output amplitude with input frequency   | 37 |
| 6.1  | Change in frequency as a function of Control Voltage                                       | 41 |
| 7.1  | Output Phase as a function of Input Frequency  | 45 |
| 7.2  | Control Voltage as a function of Input Frequency   | 45 |
| 8.1  | Transfer characteristic of the AGC circuit   | 48 |
| 9.1  | Variation of output voltage with reference voltage   |    |
|      | in a DC-DC converter   | 53 |
| 9.2  | Variation of duty cycle with reference voltage   |    |
|      | in a DC-DC converter   | 53 |
| 10.1 | Variation of Load Regulation with Load Current   |    |
|      | in an LDO  | 56 |
| 10.2 | Variation of Line Regulation with Input Voltage  |    |
|      | in an LDO  | 57 |
| 11.1 | Line regulation  | 61 |
| 11.2 | Load regulation  | 61 |
| 12.1 | Variation of the duty cycle of PWM waveform  |    |
|      | with input voltage   | 66 |
| 12.2 | Line regulation  | 66 |
| 12.3 | Load regulation  | 66 |
| 13.1 | Variation in output amplitude with bit pattern   | 68 |
| 14.1 | Varying the bit pattern input to the DAC   | 72 |
| B.1  | Operational Amplifiers available from Texas Instruments                                    | 85 |
|      |  |    |

# Introduction

What you need to know before you get started



## Analog System Lab

Although digital signal processing is the most common form of processing signals, analog signal processing cannot be completely avoided since the real world is analog in nature. Consider a typical signal chain (Figure below).



It is evident that analog circuits play a crucial role in the implementation of an electronic system.

The goal of the Analog System Lab Course is to provide students an exposure to the fascinating world of analog and mixed-signal signal processing. The course can be adapted for an undergraduate or a postgraduate curriculum. As part of the lab course, the student will build analog systems using analog ICs and study their macro models, characteristics and limitations. Our philosophy in designing this lab course has been to focus on system design rather than circuit design. We feel that many Analog Design classes

#### Typical signal chain

A sensor converts the real-world signal into an analog electrical signal. This analog signal is often weak and noisy.

- Amplifiers are needed to strengthen the signal. Analog filtering may be necessary to remove noise from the signal. This "front end" processing improves the signal-to-noise ratio. Three of the most important building blocks used in this stage are (a) Operational Amplifiers, (b) Analog multipliers and (c) Analog Comparators.
- An analog-to-digital converter transforms the analog signal into a stream of 0s and 1s.
  - The digital data is processed by a CPU, such as a DSP, a microprocessor, or a microcontroller. The choice of the processor depends on how intensive the computation is. A DSP may be necessary when realtime signal processing is needed and the computations are complex. Microprocessors and microcontrollers may suffice in other applications.
- Digital-to-analog conversion (DAC) is necessary to convert the stream of Os and 1s back into analog form.
- The output of the DAC has to be amplified before the analog signal can drive an external actuator.

in the colleges focus on the circuit design aspect, ignoring the issues encountered in system design. In the real world, a system designer uses the analog ICs as building blocks. The focus of the system designer are to optimize system-level cost, power, and performance. IC manufacturers such as Texas Instruments offer a large number of choices of integrated circuits keeping in mind the diverse requirements of system designers. As a student, you must be aware of these diverse offerings of semiconductors and select the right IC for the right application. We have tried to emphasize this aspect in designing the experiments in this manual.

## Organization of the Course

In designing the lab course, we have assumed that there are about 12 during a semester. We have designed 14 experiments which can be carried out either individually or by groups of two students. The experiments in Analog System Lab can be categorized as follows.

#### Part I - Learning the basics

In the first part, the student will be exposed to the operation of the basic building blocks of analog systems. Most of the experiments in the **Analog System Lab Course** are centered around the following two components.

- The OP-amp TL082, a general purpose JFETinput operational amplifier, made by Texas Instruments.
- Wide-bandwidth, precision analog multiplier **MPY634** from Texas Instruments.

Using these components, the student will build gain stages, buffers, instrumentation amplifiers and voltage regulators. These experiments bring out several important issues, such as measurement of gain- bandwidth product, slew-rate, and saturation limits of the operational amplifiers.

### What is our goal?

Part II - Building analog systems

Part-II concentrates on building analog systems using the blocks mentioned above.

First, we introduce **integrators** and **differentiators** which are essential for implementing filters that can bandlimit a signal prior to the sampling process to avoid aliasing errors.

We then introduce the *analog comparator*, which is a mixed-mode device - its input is analog and output is digital. In a comparator, the rise time, fall time, and delay time are important apart from input offset.

A function generator is also a mixed-mode system that uses an integrator and a regenerative comparator as building blocks. The function generator is capable of producing a triangular waveform and square waveform as outputs. It is also useful in Pulse Width Modulation in DC-to-DC converters, switched-mode power supplies, and Class-D power amplifiers.

The analog multiplier, which is a voltage or current controlled amplifier, finds applications in communication circuits in the form of mixer, modulator, demodulator and phase detector. We use the multiplier in building Voltage Controlled Oscillators, Frequency Modulated waveform generators, or Frequency Shift Key waveform generators in modems, Automatic Gain Controllers, Amplitude Stabilized Oscillators, Self-tuned Filters and Frequency Locked Loop using voltage controlled phase generators and VCOs and multiplier as phase detector are built and their lock range and capture range.

In the Analog System Lab, the frequency range of all applications has been restricted to 1-10 kHz, with the following in mind - (a) The macromodels for the ideal device can be used in simulation, (b) A PC can be used in place of an oscilloscope. We have also included an experiment that can help the student use a PC as an oscilloscope. We also suggest an experiment on the development of macromodels for an OP-Amp.

At the end of Analog System Lab, we believe you will have the following knowhow about analog system design.

- 1. You will learn about the characteristics and specification of analog ICs used in electronic systems.
- You will learn how to develop a macromodel for an IC based on its terminal characteristics, I/O characteristics, DC-transfer characteristics, frequency response, stability characteristic and sensitivity characteristic.
- You will be able to make the right choice for an IC for a given application.
   You will be able to perform basic fault diagnosis of an electronic system.

## Lab Setup

The setup for the Analog System Lab is very simple and requires the following.

- 1 ASLK PRO and the associated Lab Manual from Texas Instruments India the lab kit comes with required connectors. Refer to *Chapter 1.4* for an overview of the kit.
- 2
- Oscilloscope. We provide an experiment that helps you build a circuit to directly interface analog outputs to an oscilloscope (See *Chapter C*).
- 3 Dual power supply with the operating voltages of ±10V.
- 4 Function generators which can operate in the range on 1 to 10 MHz and capable of generating sine, square and triangular waves.
- 5 A computer with installed circuit simulation software.

In all the experiments of Analog System Lab, please note the following.

- 1 When we do not explicitly mention the magnitude and frequency of the input waveform, please use 0 to 1V as the amplitude of the input and 1 kHz as the frequency.
- 2 Always use sinusoidal input when you plot the frequency response and use square wave input when you plot the transient response.
- Precaution! Please note that **TL082** is a dual OP-Amp. This means that the IC has two OP-Amp circuits. If your experiment requires only one of the two ICs, do not leave the inputs and output of the other OP- Amp open; instead, place the second OP-Amp in unity-gain mode and ground the inputs.
- Advisory to Students and Instructors. We strongly advise that the student performs the simulation experiments outside the lab hours. The student must bring a copy of the simulation results to the class and show it to the instructor at the beginning of the class. The lab hours must be utilized only for the hardware experiment and comparing the actual outputs with simulation results.

## System Lab Kit overview

## Hardware

ASLK PRO has been developed at Texas Instruments India. This kit is designed for undergraduate engineering students to perform analog lab experiments. The main idea behind ASLK PRO is to provide a cost efficient platform or test bed for students to realize almost any analog system using general purpose ICs such as OP-Amps and analog multipliers.



ASLK PRO comes with three general-purpose operational amplifiers (**TL082**) and three wide-bandwidth precision analog multipliers (**MPY634**) from Texas Instruments. We have also included two 12-bit parallel-input multiplying digital-to-analog converters **DAC7821**, a wide-input non-synchronous buck-type DC/DC controller **TPS40200**, and a low dropout regulator **TPS7250** from Texas Instruments. A portion of ASLK PRO is left for general-purpose prototyping which can be used for carrying out mini-projects.

The kit has a provision to connect  $\pm 10V$  DC power supply. The kit comes with the necessary short and long connectors.

This comprehensive user manual included with the kit gives complete insight of how to use ASLK PRO. The manual covers exercises of analog system design along with brief theory and simulation results.

Refer to *Appendix A* for the details of the integrated circuits that are included in ASLK PRO. Refer to *Appendix D* for additional details of ASLK PRO.

## Software

The following software is necessary to carry out the experiments suggested in this manual.

- 1. TINA or PSpice or any powerful simulator based on the SPICE Simulation Engine
- 2. FilterPro A software program for designing analog filters
- 3. SwitcherPro A software program for designing power supplies

We will assume that you are familiar with the concept of simulation and are able to simulate a given circuit.

**FilterPro** is a program for designing active filters. At the time of writing this manual, **FilterPro** Version 3.1 is the latest. It supports the design of different types of filters, namely *Bessel, Butterworth, Chebychev, Gaussian,* and linear-phase filters. The software can be used to design low-pass filters, high-pass filters, band-stop filters, and band-pass filters with up to 10 poles. The software can be downloaded from [9].

## Getting to know ASLK PRO

The Analog System Lab kit ASLK PRO is divided into many sections. Refer to the photo of ASLK PRO when you read the following description.

**There are three TL082 OP-Amp** ICs labelled 1, 2, 3 on ASLK PRO. Each of these ICs has two amplifiers, which are labelled A and B. Thus 1A and 1B are the two OP-AMps on OP-AMP IC 1, etc. The six OP-amps are categorized as below.

| OP-Amp | Туре     | Purpose                      |  |
|--------|----------|------------------------------|--|
| 1A     | ΤΥΡΕ Ι   | Inverting Configuration only |  |
| 1B     | ΤΥΡΕ Ι   | Inverting Configuration only |  |
| 2A     | TYPE II  | Full Configuration           |  |
| 2B     | TYPE II  | Full Configuration           |  |
| ЗА     | TYPE III | Basic Configuration          |  |
| ЗB     | TYPE III | Basic Configuration          |  |

Thus, the OP-amps are marked TYPE I, TYPE II and TYPE III on the board. The OP-Amps marked TYPE I can be connected in the inverting configuration only. With the help of connectors, either resistors or capacitors can be used in the feedback loop of the amplifier. There are two such TYPE I amplifiers. There are two TYPE II amplifiers which can be configured to act as inverting or non-inverting. Finally, we have two TYPE III amplifiers which can be used as voltage buffers.

**2** Three analog multipliers are included in the kit. These are wide-bandwidth precision analog multipliers from Texas Instruments (**MPY634**). Each multiplier is a 14-pin IC and operates on internally provided ±10V supply.

There are two digital-to-analog converters (DAC) provided in the kit, labeled DAC I and DAC II. Both the DACs are DAC7821 from Texas Instruments. They are 12-bit, parallel-input multiplying DACs which can be used in place of analog multipliers in circuits like AGC/AVC. Ground and power supplies are provided internally to the DAC. DAC Logic Supply Jumper can be used to connect logic power supplies of both DAC I and DAC II to either

**LDO** or **DC/DC** converter located on the board. Using **Tri-state switches** you can set 12-bits of input data for each DAC to desired value. Click the **Latch Data button** to trigger Digital-to-analog conversion.

- We have included a **wide-input non-synchronous DC/DC buck converter TPS40200** from Texas Instruments on ASLK PRO. The converter provides an output of 3.3V over a wide input range of 5.5-15V at output currents ranging from 0.125A to 2.5A. Using **Vout SEL jumper** you can select output voltage to be either 5V or 3.3V. Another jumper allows you to select whether input voltage is provided from the board (+10V), or externally using screw terminals.
  - We have included **two transistor sockets** on the board, which are needed in designing an LDO regulator (*Experiment 10*), or custom experiments.
- 6 A specialized LDO regulator IC (TPS7250) has been included on the board, which can provide a constant output voltage for input voltage ranging from 5.5V to 11V. Ground connection is internally provided to the IC. Using **ON/OFF jumper** you can enable or disable LDO IC. Another jumper allows you to select whether input voltage is provided from the board (+10V), or externally using screw terminals.
- **There are two 1k**Ω **trimmers** (potentiometer) in the kit to enable the designer to obtain a variable voltage if needed for a circuit. The potentiometers are labeled **P1** and **P2**. These operate respectively in the range OV to +10V, and -10V to 0V.
- 8 The kit has a screw terminals to connect ±10V power supply. All the ICs on the board are internally connected to power supply. Please refer to *Appendix D* for schematics of ASLK PRO.
- 9 We have included **two diode sockets** on the board, which can be used as rectifiers in custom laboratory experiments.
- 10 The top right portion of the kit is a **general-purpose area which can be** used as a proto-board. ± 10V points and GND are provided for this area.

3



introduction

## **Organization of the Manual**

There are 14 experiments in this manual and the next 14 chapters are devoted to them, We recommend that in the first cycle of experiments, the instructor introduces the ASLK PRO and ensure that all the students are familiar with a simulation software. A warm-up exercise can be included, where the students

are asked to use the simulation software. For each of the experiments, we have clarified the goal of the experiment and provided the theoretical background. The Analog System Lab can be conducted parallel to a theory course on Analog Design or as a separate lab that follows a theory course.

The student should have the following skills to pursue Analog System Lab:

- 1. Basic understanding of electronic circuits
- 2. Basic computer skills required to run the simulation tools
- 3. Ability to use the oscilloscope
- 4. Concepts of gain, bandwidth, transfer function, filters, regulators and wave shaping

## Chapter 1 Experiment 1

Study the characteristics of negative feedback amplifiers and design of an instrumentation amplifier

#### Goal of the experiment

The goal of this experiment is two-fold. In the first part, we will understand the application of negative feedback in designing amplifiers. In the second part, we will build an instrumentation amplifier.

## **1.1 Brief theory and motivation** 1.1.1 Unity Gain Amplifier

An OP-Amp **[8]** can be used in negative feedback mode to build unity gain amplifiers, non-inverting amplifiers and inverting amplifiers. While an ideal OP-Amp is assumed to have infinite open-loop gain and infinite bandwidth, real OP-Amps have finite numbers for these parameters. Therefore, it is important to understand some limitations of real OP-Amps, such as finite Gain-Bandwidth Product (*GB*). Similarly, the slew rate and saturation limits of an operational amplifier are equally important. Given an OP-amp, how do we measure these parameters?



Figure 1.1: An ideal Dual-Input, Single-Output OP-Amp and its I-O characteristic

Since the frequency and transient response of an amplifier are impacted by these parameters, we can measure the parameters if we have the frequency and transient response of the amplifier; you can obtain these response characteristics by applying sinusoidal and square wave inputs respectively. We invite the reader to view the recorded lecture **[16]**.

An OP-Amp can be considered as a Voltage Controlled Voltage Source (VCVS) with the voltage gain tending towards infinity. For finite output voltage, the input voltage is practically zero. This is the basic theory of OP-Amp in the negative feedback configuration. Figure 1.1 shows a differential-input, single-ended-output OP-Amp which uses dual supply  $\pm Vss$  for biasing.

$$V_0 = A_0 \cdot (V_1 - V_2) \tag{1.1}$$

$$V_1 - V_2 = \frac{V_0}{A_0}$$
(1.2)

In the above equations,  $A_o$  is the open-loop gain; for real amplifiers,  $A_o$  is in the range 10<sup>5</sup> to 10<sup>6</sup> and hence  $V_{_I} \approx V_{_2}$ . A unity feedback circuit is shown in the Figure 1.2. It is easy to see that,

$$\frac{V_0}{V_s} = \frac{A_0}{1 + A_0}$$
(1.3)

$$\frac{V_0}{V_s} \to 1 \text{ as } A_0 \to \infty \tag{1.4}$$

In OP-amps, closed loop gain A is frequency dependent, as shown in the equation below, where  $\omega_{d1}$  and  $\omega_{d2}$  are called the dominant poles of the OP-amp. This transfer function is typical OP-Amp that has *internal frequency compensation*. Please view the recorded lecture **[17]** to get to know more about frequency compensation.



Figure 1.2: A Unity Gain System

$$A = \frac{A_0}{(1 + s/\omega_{d1})(1 + s/\omega_{d2})}$$
(1.5)

We can now write the transfer function T for a unity-gain amplifier as,

$$T = \frac{1}{1 + 1/A}$$

$$= \frac{1}{(1 + 1/A_0 + s/A_0\omega_{d1} + s/A_0\omega_{d2} + s^2/A_0\omega_{d1}\omega_{d2})}$$

$$= \frac{1}{(1 + (s/GB + s/A_0\omega_{d2} + s^2/GB \cdot \omega_{d2}))}$$
(1.7)

The term  $GB = A_0 \omega_{d1}$ , also known as the gain bandwidth product of the operational amplifier, is one of the most important parameters in OP-Amp negative feedback circuit. The above transfer function can be rewritten as

$$T=\frac{1}{1+s/\omega_0Q+s^2/\omega_0^2}$$

Analog System Lab Kit PRO 🚽

where



Figure 1.3: Magnitude and Phase response of a Unity Gain System

and

$$\omega_0 = \sqrt{GB \cdot \omega_{d2}}$$

Q is the quality factor and  $\xi = \frac{1}{2Q}$  is the damping factor, and  $\omega_0$  is the natural frequency of the system. When the frequency response is plotted with magnitude vs  $\omega/\omega_0$  and phase vs  $\omega/\omega_0$ , it appears as shown in Figure 1.3.

If one applies a step of peak voltage  $V_p$  to the unity gain amplifier, and if  $V_p \cdot GB <$  slew rate, then the output appears as shown in Figure 2.4 if  $Q > \frac{1}{2}$  or  $\xi < 1$ .

Q is approximately equal to the total number of visible peaks in the step response and the frequency of ringing is  $\frac{\omega_0}{(1-1/4Q^2)}$ .

Slew-rate is known as the maximum rate at which the output of the OP-Amps is capable of rising; in other words, slew rate is the maximum value that dVo/dt can attain. In this experiment, as we go on increasing the amplitude of the step input, at some amplitude the rate at which the output starts rising remains constant and no longer increases with the peak voltage of input; this rate is



Figure 1.4: Time Response of an Amplifier for a step input of size Vp

called slew rate. It can therefore be determined by applying a square wave of Vp at certain high frequency and increasing the magnitude of the input.



Vi R Vo

Figure 1.5: (a) Non-inverting amplifier of gain 2, (b) Inverting amplifier of gain 2

#### 1.1.2 Non-inverting Amplifier

A non-inverting amplifier with a gain of 2 is shown in Figure 1.5 (a).

#### 1.1.3 Inverting Amplifier

An inverting amplifier with a gain of 2 is shown in Figure 1.5 (b).



Figure 1.6: Negative Feedback Amplifiers

Figure 1.6 shows all the three negative feedback amplifier configurations. Figure 1.7 illustrates the frequency response (magnitude and phase) of the three different negative feedback amplifier topologies. Figure 1.8 shows the output of the three types of amplifiers for a square-wave input, illustrating the limitations due to slew-rate.

### 1.2 Exercise Set 1

Design the following amplifiers - (a) a unity gain amplifier, (b) a non-inverting amplifier with a gain of 2 (Figure 1.5(a)) and an inverting amplifier with the gain of 2.2 (Figure 1.5(b)).

Design an instrumentation amplifier using three OP-Amps with a controllable differential-mode gain of 3. Refer to Figure 1.9(a) for the circuit diagram. Assume that the resistors have 1% tolerance and determine the Common Mode Rejection Ratio (CMRR) of the setup and estimate its bandwidth. We invite the reader to view the recorded lecture **[18]**.

Design an instrumentation amplifier using two OP-Amps with a controllable differential-mode gain of 5. Refer to Figure 1.9 for the circuit diagrams of the instrumentation amplifiers and determine the values of the resistors. Assume that the resistors have 1% tolerance and determine the CMRR of the setup and estimate its bandwidth.



Figure 1.7: Frequency Response of Negative Feedback Amplifiers

### 1.3 Measurements to be taken

Transient response - Apply a square wave of fixed magnitude and study the effect of slew rate on unity gain, inverting and non-inverting amplifiers.

2 Frequency Response - Obtain the gain bandwidth product of the unity gain amplifier, the inverting amplifier and the non-inverting amplifier from the frequency response.

B DC Transfer Characteristics - Study the saturation limits for an OP-Amp.



Figure 1.8: Outputs VF1, VF2 and VF3 of Negative Feedback Amplifiers of Figure 1.6 for Square-wave Input VG1

4

Determine the second pole of an OP-Amp and develop the macromodel for the given OP-Amp IC TL082. See Appendix B for an introduction to the topic of analog macromodels.

2

## 1.4 What should you submit



- Take the plots of Transient response, Frequency response and DC transfer characteristics from the oscilloscope and compare it with your simulation results.
- Apply square wave of amplitude 1V at the input. Change the input frequency and study the peak to peak amplitude of the output. Take the readings in Table 1.1 and compute the slew-rate.





Figure 1.9: Instrumentation Amplifiers with (a) three and (b) two operational amplifiers

| S. No. | Input Frequency | Peak to Peak Amplitude of output (Vpp) |
|--------|-----------------|--|
| 1      |                 |  |
| 2      |                 |  |
| 3      |                 |  |
| 4      |                 |  |

Table 1.1: Plot of Peak to Peak amplitude of output Vpp w.r.t. Input frequency

- Frequency Response Apply sine wave input to the system and study the 4 magnitude and phase response. Take your readings in Table 1.2.
  - DC transfer Characteristics Vary the DC input voltage and study its effect on the output voltage. Take your readings in Table 1.3.

### 1.5 Other related ICs

Specific ICs from Texas Instruments which can be used as instrumentation Amplifiers are INA114, INA118 and INA128, Additional ICs from Texas Instruments which can be used as general purpose OP-Amps are OPA703, OPA357, etc. See CHAPTER 2, EXPERIMENT 1.

| S. No. | Input Frequency | Magnitude Variation | Phase Variation |
|--------|-----------------|---------------------|-----------------|
| 1      |                 |                     |                 |
| 2      |                 |                     |                 |
| З      |                 |                     |                 |
| 4      |                 |                     |                 |

Table 1.2: Plot of Magnitude and Phase variation w.r.t. Input Frequency

| S. No. | DC Input Voltage | DC Output Voltage | Phase Variation |
|--------|------------------|-------------------|-----------------|
| 1      |                  |                   |                 |
| 2      |                  |                   |                 |
| З      |                  |                   |                 |
| 4      |                  |                   |                 |

Table 1.3: Plot of DC output voltage and phase variation w.r.t. DC input voltage



#### **Further Reading**

Datasheets of all these ICs are available at http://www.ti.com. An excellent reference about operational amplifiers is the "Handbook of Operational Amplifier Applications" by Carter and Brown [5].

| Notes on Experiment 1: |  |
|------------------------|--|
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |

## Chapter 2 Experiment 2

Study the characteristics of regenerative feedback system with extension to design an astable and monostable multivibrator

#### 左 Goal of the experiment

The goal of this experiment is to understand the basics of hysteresis and the need of hysteresis in the switching circuits.

## 2.1 Brief theory and motivation

#### 2.1.1 Inverting Regenerative Comparator

In the earlier experiment we had discussed the use of only negative feedback. Let us now introduce the case of regenerative positive feedback as shown in Figure 2.1. The reader will benefit by listening to the recorded lecture at [20].

$$V_0 = -A_0 \cdot \left(V_i - \beta V_0\right) \tag{2.1}$$



Figure 2.1: Inverting Schmitt-Trigger and its Hysteresis Characteristic

$$\frac{V_0}{V_i} = -A_0 \cdot \frac{1}{1 - A_0 \cdot \beta}$$
(2.2)

$$\beta = \frac{R_1}{R_1 + R_2} \tag{2.3}$$

However, when  $|A_0 \cdot \beta| = 1$ , it becomes unstable as amplifier as output saturates. When  $|A_0 \cdot \beta| \gg 1$  the region of operation of this circuit is regenerative comparator. This is the mixed-mode circuit. Output is stable only in two stages  $+V_{ss}$  and  $-V_{ss}$ . When the input is large negative value output saturates at  $+V_{ss}$  as input in increased output remain at  $+V_{ss}$  until input reaches  $\beta \cdot V_{ss}$ at this point it changes to stable state  $V_{ss}$ . Now when the input is decreased it



Figure 2.2: Symbol for an Inverting Schmitt Trigger

can change state only at  $V_{ss}$ . Thus hysteresis of  $2 \cdot \beta \cdot V_{ss}$  is seen around 0. This kind of comparator is a must while driving a MOSFET as a switch in ON-OFF controllers SMPS (Switched Mode Power Supply), pulse width modulators and class-D audio power amplifiers. The symbol for this inverting type Schmitt trigger is shown in Figure 2.2. The non-inverting Schmitt trigger is as shown in Figure 2.3.





#### 2.1.2 Astable Multivibrator

An astable multivibrator is shown in Figure 2.4. The square and the triangular waveforms shown in the figure are both generated using the astable multivibrator. We refer to  $\beta$  as the regenerative feedback. The time period of the multivibrator is given by

$$T = 2 \cdot RC \cdot \ln\left(\frac{1+\beta}{1-\beta}\right) \tag{2.4}$$

## experiment 2

#### 2.1.3 Monostable Multivibrator (Timer)

The circuit diagram for a monostable multivibrator is shown in 2.6. The trigger waveform shown in Figure 2.5 is applied to the monostable. The negative edge triggers the monostable, which produces the square waveform shown in Figure 2.6.



Figure 2.4: Astable Multivibrator and its characteristics

The monostable remains in the "on" state until it is triggered; at this time, the circuit switches to the "off" state for a period equal to  $\tau$ . The equation for  $\tau$  is shown below.

$$\tau = RC \cdot \ln\left(\frac{1}{1-\beta}\right) \tag{2.5}$$

After triggering the monostable at time t, the next trigger pulse must be applied after  $t + \tau'$ . The formula for  $\tau'$  is given below.

$$\tau' = RC \cdot \ln\left(\frac{1+\beta}{\beta}\right)$$

| S. No. | Regenerative Feedback | Hysteresis |
|--------|-----------------------|------------|
| 1      |                       |            |
| 2      |                       |            |
| З      |                       |            |
| 4      |                       |            |

Table 2.1: Plot of Hysteresis w.r.t. Regenerative Feedback







Figure 2.6: Monostable Multivibrator and its outputs

### 2.2 Exercise Set 2

2

**1** Design a regenerative feedback circuit with the hysteresis of  $\pm 1V$ . Obtain the DC transfer characteristics of the system. Estimate the hysteresis and see how it can be controlled by varying the regenerative feedback  $\beta = \frac{R_1}{R_1 + R_2}$ .

Vary either  $R_1$  or  $R_2$  in order to vary  $\beta$ . Apply the triangular waveform with the peak voltage of 10V at a given frequency to both circuits and observe the output waveform.

- a) Submit the simulation results for DC transfer characteristics.
- b) Take the plots of DC transfer characteristics from oscilloscope and compare it with simulation results.

- c) Vary the regenerative feedback and see the variation in the hysteresis, hysteresis is directly proportional to regenerative feedback.
- Design an astable multivibrator using charging and discharging of capacitor C through resistance R between input and output of the Schmitt trigger. See Figure 2.4. Assume that frequency  $f = \frac{1}{T} = 1.5 \, kHz$ .

3

Design a monostable multivibrator for  $\tau = 4 ms$  and estimate RC using the formula 2.5.

## Notes on Experiment 2:

## Chapter 3 Experiment 3

Study the characteristics of integrators and differentiator circuits

#### Goal of the experiment

The goal of the experiment is to understand the advantages and disadvantages of using integrators or differentiators as a building block in solving  $N^{th}$  order differential equations or building an  $N^{th}$  order filter.

### 3.1 Brief theory and motivation

Integrators and differentiators can be used as a building block for filters. Filters form the essential block in analog signal processing to improve signal to noise ratio. An OP-Amp can be used to construct an integrator or a differentiator. This experiment is to understand the advantage of integrators as building blocks instead of differentiators. Differentiators are rejected because of their poor high-frequency noise response.





#### 3.1.1 Integrators

An integrator circuit that uses an OP-Amp is shown in Figure 3.1. Assuming A = GB/s,

$$\frac{V_0}{V_i} = \frac{-\frac{1}{sCR}}{\left(1 + \frac{1}{GB \cdot RC} + \frac{s}{GB}\right)}$$

The output goes to saturation in practice. For making it work a high valued resistance across C must be added in order to bring the OP-Amp to the active region where it can act as an integrator.

#### 3.1.2 Differentiators

A differentiator circuit that uses an OP-Amp is shown in Figure 3.2.

$$\frac{V_0}{V_i} = \frac{-sRC}{\left(1 + \frac{s}{GB} + \frac{s^2 \cdot RC}{GB}\right)}$$

$$= \frac{-sRC}{\left(1 + \frac{s}{\omega_0 Q} + \frac{s^2}{\omega_0^2}\right)}$$
(3.1)
(3.2)

The output of the differentiator remains at input offset (approximately 0). However, any sudden disturbance at the input causes it to ring at natural frequency  $\omega_0$ .



Figure 3.2: Differentiator

### **3.2 Specifications**

Fix the RC time constant of the integrator or differentiator so that the phase shift and magnitude variation of the ideal block remains unaffected by the active device parameters.

#### 3.3 Measurements to be taken

Transient Response - Apply the step input and square wave input to the integrator and study the output response. Apply the triangular and square input to the differentiator and study the output response.

Prequency Response - Apply the sine wave input and study the phase error and magnitude error for integrator and differentiator.

## 3.4 What should you submit

- 1 Simulate the integrator and differentiator and obtain the transient response and phase response.
- 2

Take the plots of transient response and phase response on an oscilloscope and compare it with simulation results.

| S. No. | Input Frequency | Magnitude | Phase |
|--------|-----------------|-----------|-------|
| 1      |                 |           |       |
| 2      |                 |           |       |
| З      |                 |           |       |
| 4      |                 |           |       |
| 5      |                 |           |       |

Table 3.1: Plot of Magnitude and Phase w.r.t. Input Frequency

| S. No. | Input Frequency | Magnitude | Phase |
|--------|-----------------|-----------|-------|
| 1      |                 |           |       |
| 2      |                 |           |       |
| З      |                 |           |       |
| 4      |                 |           |       |
| 5      |                 |           |       |

Table 3.2: Plot of Magnitude and Phase w.r.t. Input Frequency

Frequency Response - Apply a sine wave to the integrator (similarly to the differentiator) and vary the input frequency to obtain phase and magnitude error. Prepare a Table of the form 3.1. Figure 3.3 shows the typical frequency response for integrators and differentiators. For an integrator, the plot shows a phase lag which is proportional to  $\omega/GB$ . The magnitude decreases with increasing frequency. For the differentiator, the phase will change rapidly at natural frequency in direct proportion to quality factor. The magnitude peaks at natural frequency and is directly proportional to the quality factor.

**4** Transient response - Apply the square wave as an input to integrator, vary the peak amplitude of the square wave and obtain the peak to peak value of output wave.  $V_{pp}$  is directly proportional to peak voltage of input  $V_p$  and is given by  $V_{pp} = \frac{V_p \cdot T}{2 \cdot RC}$ , where T = 1/f, f being the input frequency.

Figure 3.4 shows sample output waveforms obtained through simulation.



Figure 3.3: Frequency Response of integrator and differentiator

| S. No. | Peak Value of input Vp | Peak to Peak value of output |
|--------|------------------------|------------------------------|
| 1      |                        |                              |
| 2      |                        |                              |
| З      |                        |                              |
| 4      |                        |                              |

Table 3.3: Variation of Peak to Peak value of output w.r.t. Peak value of Input



Figure 3.4: Outputs of integrator and differentiator for square-wave and triangular-wave inputs

### 3.5 Exercise Set 3 - Grounded Capacitor Topologies of Integrator and Differentiator

Determine the function of the circuits shown in Figure 3.5. What are the advantages and disadvantages of these circuits when compared to their conventional counterparts?





## Notes on Experiment 3:

## Chapter 4 Experiment 4

Design of Analog Filters

🜵 Analog System Lab Kit PRO

#### Goal of the experiment

To understand the working of four types of second order filters, namely, Low Pass, High Pass, Band Pass, and Band Stop filters, and study their frequency characteristics (phase and magnitude).

### 4.1 Brief theory and motivation

Second order filters (or biquard filters) are important since they are the building blocks in the construction of  $N^{th}$  order filters, for N > 2. When N is odd, the  $N^{th}$  order filter can be realized using  $\frac{N-1}{2}$  second order filters and one first order filter. When N is even, we need N-1 second order filters. Please listen to the recorded lecture at **[19]** for a detailed explanation of active filters.

Second order filter can be used to construct four different types of filters. The transfer functions for the different filter types are shown in Table 4.1, where  $\omega_0 = 1/RC$  and  $H_0$  is the low frequency gain of the transfer function. The filter names are often abbreviated as LPF (Low-pass Filter), HPF (High-pass Filter), BPF (Band Pass Filter), and BSF (Band Stop Filter). In this experiment, we will describe a universal active filter, which provides all the four filter functionalities. Figure 4.1 shows a second order universal filter realized using two integrators. Note that there are different outputs of the circuit that realize LPF, HPF, BPF and BSF functions.











Figure 4.2: Magnitude and Phase response of LPF, BPF, BSF, and HPF filters

#### Frequency Response of Filters

The magnitude and phase response of LPF, BPF, BSF, and HPF filters are shown in Figure 4.2. Note that the low-pass filter frequency response peaks at  $\omega = \omega_0 \sqrt{1 - \frac{1}{2Q^2}}$  and has a value equal to  $\frac{H_0Q}{\sqrt{1 - \frac{1}{4Q^2}}}$ . The phase sensitivity  $\frac{\delta\phi}{\delta\omega}$  is maximum at  $\omega = \omega_0$  and is given by  $\frac{-2Q}{\omega_0}$ . This information about phase variation can be used to tune the filter to a desired frequency  $\omega_0$ . This is demonstrated in the next experiment.

For the bandpass filter, the magnitude response peaks at  $\omega = \omega_0$  and is given by  $H_0Q$ . The bandstop filter shows a null magnitude response at  $\omega = \omega_0$ .

### 4.2 Specification

Design a Band Pass and a Band Stop filter. For the BPF, assume  $\omega_0 = 1 kHz$  and Q = 1. For the BSF, assume  $\omega_0 = 10 kHz$  and Q = 10.

#### 4.3 Measurements to be taken

- **1** Steady State Response Apply a square wave input (Try f = 1 kHz and f = 10 kHz to both BPF and BSF circuits and observe the outputs.
  - Band Pass output will output the fundamental frequency of the square wave multiplied by the gain at the centre frequency. The amplitude at this frequency is given by  $\frac{4 \cdot V_p}{\pi \cdot H_0 \cdot Q}$ , where  $V_p$  is the peak amplitude of the input square wave.
  - The Band Stop filter's output will carry all the harmonics of the square wave, other than fundamental. This illustrates the application of BSF as a distortion analyzer.

Frequency Response - Apply the sine wave input and obtain the magnitude and the phase response.

### 4.4 What you should submit

З

- Simulate the circuits and obtain the Steady-State response and Frequency response.
- 2 Take the plots of the Steady-State response and Frequency response from the oscilloscope and compare it with simulation results.
  - Frequency Response Apply a sine wave input and vary its input frequency to obtain the phase and magnitude error. Use Table 4.2 and 4.3 to note your readings. The nature of graphs should be as shown above.

|       |                 | Band Pass |           | Band Stop |           |
|-------|-----------------|-----------|-----------|-----------|-----------|
| S.No. | Input Frequency | Phase     | Magnitude | Phase     | Magnitude |
| 1     |                 |           |           |           |           |
| 2     |                 |           |           |           |           |
| 3     |                 |           |           |           |           |
| 4     |                 |           |           |           |           |

Table 4-2: Frequency Response of a BPF with  $\omega_0 = 1 kHz$ , Q = 1

|       |                 | Band Pass |           | Band Stop |           |
|-------|-----------------|-----------|-----------|-----------|-----------|
| S.No. | Input Frequency | Phase     | Magnitude | Phase     | Magnitude |
| 1     |                 |           |           |           |           |
| 2     |                 |           |           |           |           |
| 3     |                 |           |           |           |           |
| 4     |                 |           |           |           |           |

Table 4-3: Frequency Response of a BSF with  $\omega_0 = 10 \ kHz$ , Q = 10

#### 4.5 Exercise Set 4

- Higher order filters are normally designed by cascading second order filters and, if needed, one first- order filter. Design a third order Butterworth Lowpass Filter using FilterPro and obtain the frequency response as well as the transient response of the filter. The specifications are bandwidth of the filter  $\omega_0 = 2 \cdot \pi \cdot 10^4 rad/s$  and  $H_0 = 10$ .
  - Design a notch filter (band-stop filter) to eliminate the 50Hz power life frequency. In order to test this circuit, synthesize a waveform  $v(t) = \sin(100\pi t) + 0.1\sin(200\pi t)$  Volts and use it as the input to the filter. What output did you obtain?



The circuit described in Figure 4.1 is a universal active filter circuit. While this circuit can be built with OP-Amps, a specialized IC called UAF42 from Texas Instruments provides the functionality of the Universal Active Filter. We encourage you to use this circuit and understand its function.

Datasheet of UAF42 is available from http://www.ti.com. Also refer to the application notes [7], [11], and [12].

### Notes on Experiment 4:

## Chapter 5 Experiment 5

Design of a self-tuned filter



#### $\succ$ Goal of the experiment

The goal of this experiment is to learn the concept of tuning a filter. The idea is to adjust the RC time constants of the filter so that in phase response of a lowpass filter, the output phase w.r.t. input is exactly 90° at the incoming frequency. This principle is utilized in distortion analyzers and spectrum analyzers, such self tuned filters are used to lock on to the fundamental frequency and harmonics of the input.

#### 5.1 Brief theory and motivation

In order to design self-tuned filters and other analog systems in subsequent experiments, we need to introduce one more building block, the Analog multiplier. The reader will benefit from viewing the recorded lecture at [21]. In ASLK PRO, we have used to MPY634 analog multiplier from Texas



Figure 5.1: Analog Multiplier

Instruments. Refer to Figure 5.1, which shows the symbol of an analog multiplier.

$$V_0 = V_{offset} + K_x \times V_x + K_y \times V_y + K_0 \times V_x \times V_y + \boldsymbol{\xi}$$
(5.1)

where  $\xi$  is a non-linear term in  $V_x$  and  $V_y$ . For a precision multiplier,  $V_r \leq V_x$  and  $V_y \leq V_r$ , where  $V_r$  is the reference voltage of the multiplier. Hence, for precision amplifiers,  $V_0 = V_x \times V_y/V_r$ .

In Experiment 4, if we replace the integrator with a multiplier followed by integrator, then the circuit becomes a Voltage Controlled Filter (or a Voltage Controlled Phase Generator). This forms the basic circuit for self-tuned filter. See Figure 5.2. The output of the self-tuned filter for a square-wave input, including the control voltage waveform, is shown in Figure 5.3. The figure brings out the aspect of automatic control and self-tuning.

#### 5.1.1 Multiplier as a Phase Detector

In the circuit of Figure 5.1, the output of the multiplier is

$$V_0 = \frac{V_p V_p'}{2V_r} \cdot \left[\cos\phi - \cos(\omega t + \phi)\right]$$
(5.2)

After passing through the low-pass filter, the high frequency component gets filtered out and only the average value of output  $V_{av}$  remains.

$$V_0 = \frac{V_p V_p'}{2V_r} \cos \phi \tag{5.3}$$

$$K_{pd} = \frac{dV_{av}}{d\phi}$$
(5.4)

 $K_{\rm Pd}$  is called the sensitivity of the phase detector and is measured in Volts/radians.

For  $\phi = 90^{\circ}$ ,  $V_{av}$  becomes 0. This information is used to tune the voltage controlled filter (VCF) automatically. The voltage-controlled filter, along with phase detector, is called a self-tuned filter. See Figure 5.2.  $\omega_0$  of the VCF is given by

$$\omega_0 = \frac{V_c}{V_r \cdot RC}$$

Therefore,

$$\frac{d\omega_0}{dV_c} = \frac{1}{V_r RC} = \frac{\omega_0}{V_c}$$

The sensitivity of VCF is  $\frac{d\phi}{dV_c}$  radians/sec/Volts. Now

$$\frac{d\phi}{dV_c} = \frac{d\phi}{d\omega_0} \cdot \frac{d\omega_0}{dV_c}$$






Figure 5.3: Output of the Self-Tuned Filter based on simulation

If we consider the low-pass output, then

$$\frac{V_0}{V_i} = \frac{+H_0}{\left(1 + \frac{s}{\omega_0 Q} + \frac{s^2}{\omega_0^2}\right)}$$
$$\phi = \tan^{-1} \frac{\left(\frac{\omega_r}{\omega_0 Q}\right)}{\left(1 - \left(\frac{\omega_r^2}{\omega_0}\right)\right)}$$

then

$$\frac{d\phi}{d\omega_0} = -2Q/\omega_0$$

Hence, sensitivity of VCF(KVCF) is equal to  $\frac{d\phi}{dV_c} = -2Q/V_c$ .

For varying input frequency the output phase will always lock to the input phase with 90° phase difference between the two if  $V_{av} = 0$ .

| Input voltage = |                 |                  |
|-----------------|-----------------|------------------|
| S.No.           | Input Frequency | Output Amplitude |
| 1               |                 |                  |
| 2               |                 |                  |
| З               |                 |                  |
| 4               |                 |                  |

Table 5.1: Variation of output amplitude with input frequency

## 5.2 Specification

Assume that the input frequency is 1 kHz and design a high-Q Band pass filter whose centre frequency gets tuned to 1 kHz.

#### 5.3 Measurements to be taken

#### 5.3.1 Transient response

Apply a square wave input and observe the amplitude of the Band Pass output for fundamental and its harmonics.

#### 5.4 What should you submit

1 s

2

3

- Simulate the circuits and obtain the transient response of the system.
- Take the plots of transient response from oscilloscope and compare it with simulation results.
- Measure the output amplitude of the fundamental (Band Pass output) at varying input frequency at fixed input amplitude.

Output amplitude should remain constant for varying input frequency within the lock range of the system.

#### 5.4.1 Exercise Set 5

1 Determine the lock range of the self-tuned filter you designed. The lock range is defined as the range of input frequencies where the amplitude of the output voltage remains constant at  $H_0 \cdot Q \cdot V_i$ 



#### **Related Circuits**

Texas Instruments also manufactures the following related ICs - Voltagecontrolled amplifiers (e.g. VCA820) and multiplying DAC (e.g. DAC7821).

Refer to http://www.ti.com for application notes.

# Notes on Experiment 5:

# Chapter 6 Experiment 6

Design a function generator and convert it to Voltage-Controlled Oscillator/FM Generator



To understand a classic mixed mode circuit that uses two-bit A to D Converter along with an analog integrator block. The architecture of the circuit is similar to that of a sigma delta converter.

## 6.1 Brief theory and motivation

The feedback loop is made up of a two-bit A/D converter (at  $\pm V_{ss}$  levels), also called Schmitt trigger, and an integrator. The circuit is also known as a function generator and is shown in Figure 6.1. The output of the function generator is shown in Figure 6.2.

The function generator produces a square wave at the Schmitt Trigger output and a triangular wave at the integrator output with the frequency of oscillation equal to  $f = (1/4RC) \cdot (R_2/R_1)$ . The function generator circuit can be converted as a linear VCO by using the multiplier integrator combination as shown in Figure 6.3.



Figure 6.1: Function Generator

The frequency of oscillation of the VCO becomes

$$f' = \frac{V_c \cdot R_2}{4 \cdot RC \cdot V_r \cdot R_1}$$

Sensitivity of the VCO is the important parameter and is given as  $K_{vco}$ , where it is given as

$$K_{VCO} = \frac{df'}{dV_c} = \frac{R_2}{4RC \cdot V_r V_l} = \frac{f}{Vc} Hz/Volts$$
(6.1)

where  $f = (1/4RC) \cdot (R_2/R_1)$ 

VCO is an important analog circuit as it is used in FSK/FM generation and constitutes the modulator part of the MODEM. As a VCO, it can be used in Phase Locked Loop (PLL). It is a basic building block forming sigma delta converter. It can also be used as reference oscillator for a Class D amplifier.



Figure 6.2: Function Generator Output

## 6.2 Specifications

Design of a function generator which can generate square and triangular wave for a frequency of 1 kHz.

#### 6.3 Measurements to be taken

Determine the frequency of oscillations of square and triangular wave. Frequency of oscillation should be equal to  $(1/4RC) \cdot (R_2/R_1)$ . Convert the function generator into a Voltage Controlled Oscillator (VCO) or FM/FSK generator also called "mod of modem."

#### 6.4 What should you submit

1

Simulate the circuits and obtain the Transient response of the system.



Figure 6.3: Voltage-Controlled Oscillator (VCO)

- **2** Take the plots of time response from oscilloscope and compare it with simulation results.
  - Vary the control voltage of the VCO and see the effect on the frequency of the output waveform also measure the sensitivity (KVCO) of the VCO which is nothing but  $\frac{df}{dV}$ . Use Table 6.1 to note your readings.

| S.No. | Control Voltage (Vc) | Change in Frequency |
|-------|----------------------|---------------------|
| 1     |                      |                     |
| 2     |                      |                     |
| З     |                      |                     |
| 4     |                      |                     |

Table 6.1: Change in frequency as a function of Control Voltage

#### 6.5 Exercise Set 6

Apply 1V, 1kHz square wave over 2V DC and observe the FSK for a VCO which is designed for 10kHz frequency.

# Notes on Experiment 6:



| Notes on Experiment 6: |  |
|------------------------|--|
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |

# Chapter 7 Experiment 7

Design of a Phase Lock Loop (PLL)



#### \succ Goal of the experiment

The goal of this experiment is to make you aware of the functionality of the Phase Lock Loop commonly referred to as PLL which is primarily used for a frequency synthesizer in high frequency stable clock generators. From a crystal of some kHz range, it is possible to generate waveform of GHz frequency range using a PLL.

#### 7.1 Brief theory and motivation

In the loop of self-tuned filter studied in experiment number 5 if we replace the Voltage Control Filter (VCF) with Voltage Control Oscillator (VCO) (discussed in experiment 6) then it becomes PLL as shown in Figure 7.1. The reader will benefit from viewing the recorded lecture at [22].

The sensitivity of the PLL is given by  $K_{vco}$  and is equal to  $\frac{d\omega}{dV_c}$ , where  $\omega = \frac{V_c}{4V_c \cdot RC}$ , frequency of oscillation of VCO. Hence  $\frac{d\omega}{dV_c} = \frac{V_c}{V_c \cdot RC}$ , which is nothing but  $\omega/V_c$ 

$$K_{\rm VCO} = \omega / V_c \tag{7.1}$$



Figure 7.1: Phase Locked Loop (PLL) and its characteristics

When no input voltage is applied to the system, the system oscillates at the free running frequency of the VCO, given by  $\omega_{00}$  with corresponding control voltage of  $V_{co}$ . If the input is applied to the system with the same frequency as  $\omega_{00}$ , the PLL will continue to run at the free running frequency and the phase difference between the two signals  $V_0$  and  $V_i$  as 90° since  $V_{ref}$  is 0 (already explained in *Experiment 5 of Chapter 6*). As the frequency of input signal is changed, the control voltage will change correspondingly, so as to lock the output frequency to the input frequency. As a result, there is a change of phase difference between the two signals away from 90°. The range of input frequencies for which output frequencies gets locked to the input is called the lock range of the system. The lock range is defined as  $K_{Pd} \times \frac{\pi}{2} \times A_0 \times K_{VCO}$  on either side of  $\omega_{VQ}$ .

#### 7.2 Specifications

Design a PLL to get locked to frequency of 1 kHz.





Figure 7.2: Sample output waveform for the Phase Locked Loop (PLL) Experiment

#### 7.3 Measurements to be taken



Measure the lock range of the system and measure the change in the phase of the output signal as input frequency is varied within the lock range.

2 Vary the input frequency and obtain the change in the control voltage and plot the output. A sample output characteristic of the PLL is shown in Figure 7.2.

#### 7.4 What you should submit



Simulate the circuits and obtain the characteristics of the system.

- 2 Take the plots of characteristics from oscilloscope and compare it with simulation results.
- Measure the change in the phase of the output signal as input frequency is varied within the lock range.
- Vary the input frequency and obtain the change in the control voltage. Use Table 7.2 to record your readings.

| S.No. | Input Frequency | Output Phase |
|-------|-----------------|--------------|
| 1     |                 |              |
| 2     |                 |              |
| З     |                 |              |
| 4     |                 |              |

Table 7.2: Control Voltage as a function of Input Frequency

| S.No. | Input Frequency | Control Voltage |
|-------|-----------------|-----------------|
| 1     |                 |                 |
| 2     |                 |                 |
| 3     |                 |                 |
| 4     |                 |                 |

Table 7.1: Output Phase as a function of Input Frequency

#### 7.5 Exercise Set 7

Design a Frequency Synthesizer to generate a waveform of 1MHz frequency from a 100kHz crystal as shown in Figure 7.3.



#### Figure 7.3: Block Diagram of Frequency Optimizer



| Notes on Experiment 7: |  |
|------------------------|--|
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |

# Chapter 8 Experiment 8

Automatic Gain Control (AGC) Automatic Volume Control (AVC)

In the front-end electronics of a system, we may require that the gain of the amplifier be adjustable, since the amplitude of the input keeps varying. Such a system can be designed using feedback. This experiment demonstrates one such system.

#### 8.1 Brief theory and motivation

The reader will benefit from the recorded lectures at **[25]**. Another useful reference is the application note on Automatic Level Controller for Speech Signals using PID Controllers **[2]**.

In the signal chain of an electronic system, the output of the sensor can vary depending on the strength of the input. To adapt to wide variations in the magnitude of the input, we can design an amplifier whose gain can be adjusted dynamically. This is possible when the input signal has a narrow bandwidth and the control system is called Automatic Gain Control or AGC. Since we may wish to maintain the output voltage of the amplifier at a constant level, we also use the term Automatic Volume Control (AVC). Figure 8.1 shows an AGC circuit. The typical I/O characteristics of AGC/AVC circuit is shown in Figure 8.2. As shown in Figure 8.2, the output value of the system remains constant at  $\sqrt{2V_r V_{ref}}$  beyond input voltage  $V_{pi} = \sqrt{2V_r V_{ref}}$ .



Figure 8.1: Automatic Gain Control (AGC)/Automatic Volume Control (AVC)

#### 8.2 Specification

Design AGC/AVC system to maintain the peak amplitude of the sine wave at 2V.

## 8.3 Measurements to be taken

Transfer Characteristics - Plot the input versus output characteristics for the AGC/AVC.

## 8.4 What you should submit

- Simulate the circuit of Figure 8.1 and obtain the Transfer Characteristic of the system. Assume that the input comes from a function generator; use a sine wave input of a single frequency.
  - Build the circuit shown on Figure 8.1. Plot/print the transfer characteristic using the oscilloscope and compare it with simulation results.

2



Figure 8.2: Input-Output Characteristics of AGC/AVC

| S.No. | Input Voltage | Output Voltage |
|-------|---------------|----------------|
| 1     |               |                |
| 2     |               |                |
| З     |               |                |
| 4     |               |                |

#### Table 8.1: Transfer characteristic of the AGC circuit

Plot the output as a function of input voltage. Enter sufficient number of readings in Table 8.2. Does the output remain constant as the magnitude of the input is increased? Beyond what value of the input voltage does the gain begin to stabilize? We have included sample output waveform for the AGC circuit in Figure 8.3.







Figure 8.3: AGC circuit and its output

#### 8.5 Exercise Set 8

Determine the lock range for the AGC, which is defined as the range of input values for which output voltage remains constant.





| Notes on Experiment 8: |  |
|------------------------|--|
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |

# Chapter 9 Experiment 9

DC-DC Converter



The goal of the experiment is to design a high-efficient DC-DC converter using a general purpose OP-Amp and a comparator and study its characteristics. We also aim to study the characteristics of a DC-DC converter IC, and for this purpose we selected the wide-input non synchronous buck DC/DC controller TPS40200 from Texas Instruments. This IC is included in ASLK PRO as evaluation module.

#### 9.1 Brief theory and motivation

The reader will benefit from viewing the recorded lecture at **[24]**. Also refer to the application note, Design Considerations for Class-D Audio Power Amplifiers **[15]**.

Function generator is the basic block for DC-DC converter. The triangular output of the function generator with peak amplitude  $V_p$  and frequency f is fed to the comparator whose other input is connected to the reference voltage Vref. The output of this comparator is the PWM (Pulse width modulation) waveform whose duty cycle is given by  $\frac{\tau}{T} = \frac{1}{2}(1 - V_{ref}/V_p)$ , where T is time period of triangular wave and is equal to T = 1/f. This duty cycle is directly proportional to reference voltage Vref. If we connect the lossless low-pass filter (LC filter) at the output of the comparator as shown in Figure 9.1, it is possible to get stable DC voltage  $V_{av}$  with high efficiency



between  $\pm V_{ss}$  depending upon the value of  $V_{ref}$ . Hence circuit becomes SMPS system where  $V_{av} = -V_{ref} \cdot V_{ss}/V_p$ .

If we replace LC filter with MOSFET, and apply audio input as  $V_{ref}$  to the comparator then at output of the MOSFET amplified audio output is obtained, this is Class D Power Amplifier operation.

#### 9.2 Specifications

Design a DC-DC converter which has 10 kHz oscillator whose triangular wave output with peak amplitude Vp is fed to a comparator whose other input is connected to Vref (reference voltage).

#### 9.3 Measurements to be taken

#### 9.3.1 Time response

Obtain the time response of the system and plot  $V_{ref}$  versus  $\frac{\tau}{T}V_{ref}$ .

#### 9.3.2 Transfer function

Obtain the  $V_{ref}$  versus  $V_{av}$  characteristics.



Figure 9.1: DC-DC Converter and PWM waveform

## 9.4 What should you submit

- Simulate the circuits and obtain the time response and transfer characteristics of the system.
- **2** Take the plots of transfer characteristics and time response from oscilloscope and compare it with simulation results.
- Plot the average output voltage  $V_{av}$  as a function of reference voltage  $V_{ref}$  and obtain the plot; the plot will be linear.
- Plot the duty cycle  $V_{ref}$  as a function of reference voltage  $V_{ref}$  and obtain the plot, the plot will be linear. We have included the typical output waveform of the SMPS circuit in Figure 9.2

| S.No. | Reference Voltage | Output Voltage |
|-------|-------------------|----------------|
| 1     |                   |                |
| 2     |                   |                |
| З     |                   |                |
| 4     |                   |                |

Table 9.1: Variation of output voltage with reference voltage in a DC-DC converter

| S.No. | Reference Voltage | Duty Cycle $	au/T$ |
|-------|-------------------|--------------------|
| 1     |                   |                    |
| 2     |                   |                    |
| З     |                   |                    |
| 4     |                   |                    |

Table 9.2: Variation of duty cycle with reference voltage in a DC-DC converter

#### 9.5 Exercise Set 9

Perform the same experiment with the specialized IC for DC-DC converter from Texas Instrument TPS40200 and compare the characteristics of both systems.



Figure 9.2: (a) SMPS Circuit (b) Output Waveforms



| Notes on Experiment 9: |  |
|------------------------|--|
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |
|                        |  |

# Chapter 10 Experiment 10

Design a Low Dropout (LDO) regulator

Analog System Lab Kit PRO

The goal of this experiment is to design a Low Dropout regulator using general purpose OP-Amp and PMOS and study its characteristics with extension to study characteristics of TPS7250 IC. We aim to design a linear voltage regulator with high efficiency which is used in low noise high efficiency applications.

#### 10.1 Brief theory and motivation

LDO is used to produce regulated voltage for high efficiency low noise applications. Please view the recorded lectures at **[23]** for a detailed description of voltage regulators. In case of DC-DC converter switching takes place (as shown by PWM waveform) and switching is a source of noise but in LDO no switching takes place hence it is used as voltage regulator in low noise high efficient systems. As shown in the circuit below LDO uses PMOS along with OP-Amp so that power dissipation in OP-Amp is minimal and efficiency is high. The regulated output voltage is given by  $V_0 = V_{ref} (1 + R_2/R_1)$ .



Figure 10.1: Low Dropout Regulator (LDO)

#### **10.2 Specifications**

Generate 3V output when input voltage is varying from 4V to 5V.

## 10.3 Measurements to be taken

Output Characteristics - Measure the load regulation of the system. Load regulation is given by  $dV_0/V_0$  when lo is varying from minimum to maximum value.

- **2** Transfer Characteristics Measure the line regulation of the system. Line regulation is given by  $dV_0/V_0$  when  $V_0$  is varying from minimum to maximum value.
- B Measure the ripple rejection by applying the ripple input voltage and measuring the output ripple voltage.
- Measure the output impedance of the LDO, which is given by  $\frac{dV_0}{dI_0}$ . We have shown the sample output of load regulation and line regulation in Figure 10.2.

| S.No. | Reference Voltage | Output Voltage |
|-------|-------------------|----------------|
| 1     |                   |                |
| 2     |                   |                |
| З     |                   |                |
| 4     |                   |                |





Figure 10.2: A regulator circuit and its simulated outputs - line regulation and load regulation



#### 10.4 What should you submit

Simulate the circuits and compute the output characteristics, transfer characteristics, and ripple rejection.

- **2** Take the plots of output characteristics, transfer characteristics and ripple rejection from the Oscilloscope and compare it with simulation results.
- 3 Obtain the Load Regulation Vary the load such that load current varies and obtain the output voltage, see the point till where output voltage remains constant. After that output will fall as the load current increases.
  - Obtain the Ripple Rejection Apply the input ripple voltage and see the output ripple voltage, with the input ripple voltage output ripple voltage will rise.
- 5 Obtain the Line Regulation Vary the input voltage and plot the output voltage as a function of the input voltage. Until the input reaches a certain value, the output voltage remains constant; after this point, the output voltage will rise as the input voltage is increased.

Calculate the output impedance.

| S.No. | Input Voltage | Line Regulation |
|-------|---------------|-----------------|
| 1     |               |                 |
| 2     |               |                 |
| З     |               |                 |
| 4     |               |                 |

| S.No. | Ripple Input Voltage | Ripple Output Voltage |
|-------|----------------------|-----------------------|
| 1     |                      |                       |
| 2     |                      |                       |
| З     |                      |                       |
| 4     |                      |                       |

Figure 10.3: Variation of Line Regulation with Input Voltage in an LDO

## 10.5 Exercise Set 10

Perform the same experiment with the specialized IC for LDO from Texas Instrument TPS7250 and compare the characteristics of both systems.

| Notes on Experiment 10: |  |  |
|-------------------------|--|--|
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |

# Chapter 11 Experiment 11

To study the parameters of an LDO integrated circuit

The ASLK Pro kit includes an on-board voltage regulator evaluation module TPS7250. The goal of this experiment is to study the parameters of the Low Dropout Regulator (LDO) IC TPS7250 from Texas Instruments using the on-board evaluation module.

#### 11.1 Brief theory and motivation

TPS7250 evaluation module helps us evaluate the operation and performance of the TPS7250 family of linear regulators. The linear regulator TPS7250 from Texas Instruments is capable of 200mA output current at 5V fixed output voltage level. It is a low quiescent current, low noise, high PSRR, fast start-up LDO with excellent line and transient response. See Figure 11.1 for the schematic diagram of the evaluation module.

The input supply voltage VIN is fed at screw terminal CN3 and falls in the range 5.5V to 11V. The leads to the input supply must be as short as possible and must be twisted to reduce EMI transmission. The capacitor C102 improves the transient response of the regulator. The capacitor C101 helps to reduce the ringing on input when supply wires are too long.

The regulator can be enabled/disabled using the **ON/OFF** jumper **JP7**. The "Enable" pin (EN) must never be left floating. Connecting a shorting jumper wire between pins 1 (GND) and pin 2 (EN) of JP7 enables the regulator. Connecting a jumper wire between pins 2 (EN) and pin 3 (VIN) disables the regulator. Output voltage is available on screw terminal **CN4**, or **Vout** pin header, and the typical load current is 200mA.

# **11.2 Specifications**

To study the parameters (Line regulation, Load regulation) of LDO TPS7250 using the on-board evaluation module.

# 11.3 Measurements to be taken

- Obtain the Line Regulation: Vary the input voltage (from 5.5V to 11V in steps of 0.5V) and plot the output voltage as the function of the input voltage for a fixed output load.
- 2 Obtain the Load Regulation: Vary the load (within the permissible limits) such that load current varies and obtain the output voltage for a fixed input voltage. Plot the output voltage as function of the load current.



Figure 11.1: Schematic diagram of on-board evaluation module

## 11.4 What should you submit?

Simulate the circuit using a simulator such as **PSPICE Capture** (version 15.7 or higher) or **Cadence** 16.0. The typical characteristics will be of the form as shown in Figure 11-2(a) and Figure 11-2(b).







IOUT

Vary the input voltage for constant load and observe the output voltage. Use Table 11-1 for taking the readings for line regulation.

| S.No. | Input voltage (VIN) | e (VIN) Output voltage (VOUT) |  |
|-------|---------------------|-------------------------------|--|
| 1     |                     |                               |  |
| 2     |                     |                               |  |
| З     |                     |                               |  |
| 4     |                     |                               |  |

#### Table 11.1: Line regulation

Vary the load so that load current varies; observe the output voltage for constant input voltage. Use Table 11-2 for taking the readings for load regulation.

| S.No. | Load current (IOUT) | Output voltage(VOUT) |
|-------|---------------------|----------------------|
| 1     |                     |                      |
| 2     |                     |                      |
| З     |                     |                      |
| 4     |                     |                      |

Table 11-.2: Load regulation



| Notes on Experiment 11: |  |
|-------------------------|--|
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |

# Chapter 12 Experiment 12

To study the parameters of a DC-DC Converter using on-board Evaluation module

The goal of the experiment is to configure the on-board evaluation module TPS40200 on the ASLK PRO Kit as a switched mode power supply that can provide a regulated output voltage of 5V or 3.3V for an input whose range is 6V-15V.

P-channel Power FET and Schottky diode to produce a low cost buck converter. The regulated output of the EVM is resistance-selected and can be adjusted within the limited range by making the changes in the feedback loop, as shown below.

$$V_{out} = \frac{V_{ref}}{\beta}$$
$$V_{ref} = 0.7V$$
$$\beta = \frac{R_{209}}{R_{209} + R_{207}}$$

#### 12.1 Brief theory and motivation

The TPS40200 evaluation module included on ASLK PRO. Kit uses the TPS40200 non synchronous buck converter to provide a resistor-selected, 3.3V or 5V output that delivers up to 2.5A from up to 16V input bus. See Figure 12-1 for a schematic diagram of the EVM. The evaluation module operates from a single supply and uses the single

The feedback factor  $\beta$  can be changed by changing feedback resistance R209 to adjust the output. But in ASLK PRO, we do not have the provision of changing R209. We can therefore achieve this task by connecting an external resistance of suitable value between the terminals TP8 and the ground.



Figure 12.1: Schematic of the on-board EVM

#### What should be the value of the external resistance for the regulated output of 5V?

The unregulated input is connected at screw terminal CN5. Output load is connected to screw terminal at CN6. The switching waveform can be observed at the terminal TP4.The evaluation module has a switching frequency of 200 kHz. This frequency is decided by the combination of R201 and C213. The duty cycle of this waveform varies linearly with the input voltage for a constant output voltage, as shown below.

$$V_{out} = V_{in} \cdot duty \ cycle$$

The output ripple voltage can be measured across terminals TP5 and TP7 by simply placing the oscilloscope probes. The oscilloscope must be set for  $1M\Omega$  impedance, AC coupling. The same terminals can be used for the measurement of the regulated output DC voltage using a voltmeter.

#### **12.2** Specifications

In this experiment, we wish to study the line and load regulation for the TPS40200 integrated circuit when it is configured to generate a 5V DC output.

#### 12.3 Measurements to be taken

Configure the on board evaluation module to generate constant 5V DC output by making the changes in the feedback path using the available terminals.



| 2 | Obtain the Load Regulation: Vary the load (within the permissible limits) such |
|---|--|
|   | that load current varies and obtain the output voltage for constant input      |
|   | voltage. Plot the output voltage as a function of the load current.            |

# 12.4 What should you submit?

What should be the value of the external resistance to be connected between TP8 and Ground to configure the evaluation module to generate regulated output voltage of 5V?

2

be



#### Figure 12.2: Simulation waveforms - TP3 is the PWM waveform and TP4 is the switching waveform

- Configure the on board evaluation module to generate a regulated output 3 voltage of 5V, and observe the waveforms mentioned in Figure 12.2 and compare with the simulation results.
  - Vary the input voltage for a regulated output voltage of 5V and observe the change in the duty cycle of the PWM waveform. Use Table 12.1 to record the readings. Compare the readings with simulation results and plot the graph between the input voltage and duty cycle. Is the plot linear?

| S.No. | Input voltage (Vin) | Duty cycle |
|-------|---------------------|------------|
| 1     |                     |            |
| 2     |                     |            |
| З     |                     |            |
| 4     |                     |            |

Table 12.1: Variation of the duty cycle of PWM waveform with input voltage

Vary the input voltage for a fixed load and observe the output voltage. Use Table 12.2 for taking the readings for line regulation

| S.No. | Input voltage (Vin) | Output voltage (Vout) |
|-------|---------------------|-----------------------|
| 1     |                     |                       |
| 2     |                     |                       |
| З     |                     |                       |
| 4     |                     |                       |

#### Table 12.2: Line regulation

6

5

Vary the load so that load current varies; observe the output voltage for a fixed input voltage. Use Table 12.3 for taking the readings.

| S.No. | Load current | Output voltage (Vout) |
|-------|--------------|-----------------------|
| 1     |              |                       |
| 2     |              |                       |
| 3     |              |                       |
| 4     |              |                       |

Table 12.3: Load regulation

# Notes on Experiment 12:

# Chapter 13 Experiment 13

Design of a Digitally Controlled Gain Stage Amplifier



The goal of the experiment is to design a negative feedback amplifier whose gain is digitally controlled using a multiplying DAC.

## 13.1 Brief theory and motivation

More and more, we see the trend of using Digital Signal Processors and/or Microcontrollers to control the behavior of the front-end signal conditioning circuits in an instrumentation or RF system. Examples of such systems are Automatic Gain Control system and Automatic Voltage Control systems. In this experiment, we will demonstrate the use of a multiplying DAC to control the gain of a programmable gain amplifier; we include an exercise at the end of this chapter to illustrate the use of a microcontroller for controlling the gain of a programmable gain amplifier.

See Figure 13.1 for the circuit of an inverting amplifier; the gain of this amplifier can be digitally controlled by changing the bit pattern presented to the input of the multiplying DAC, **DAC7821**.



Figure 13.1: Circuit for Digital Controlled Gain Stage Amplifier

Let the 12-bit input pattern to DAC be given by  $(A_{11}A_{10}...A_0)$ . The expression for the output voltage of the negative feedback amplifier is given by

$$V_{out} = V_{in} \cdot \frac{R_2}{R_1} \cdot \frac{4096}{\sum_{0}^{11} A_n 2^n}$$

# 13.2 Specifications

1

2

3

To study the variation in gain when the bit pattern applied to the input of the DAC is changed.

# 13.3 Measurements to be taken

Apply a 100 Hz sine wave of 100mV peak amplitude at  $V_m$  and measure the output voltage amplitude. Select  $R_2/R_1$  to be 2.2. Vary the input bit pattern  $(A_{11} A_{10} \dots A_0)$  and measure the amplitude of the output voltage.

# 13.4 What should you submit?

The circuit of Figure 13.1 cannot be directly simulated, since the macro-model for **DAC7821** is not available at the time of writing. For the purpose of simulation, we will use the macro model of a different 12-bit DAC, the **MV95308**. Simulate the circuit schematic shown in Figure 13.2, which is equivalent to the circuit of Figure 13.1. Observe the output waveforms for different bit patterns. The typical simulation waveforms are of the form shown in Figure 13.3.

Use the circuit shown in Figure 13.1 for practical implementation of the Digital programmable gain stage amplifier.

Apply the sine wave of fixed amplitude and vary the bit pattern, as shown in Table 13.1. Note the Peak to Peak amplitude of the output. Compare the simulation results with the practical results.

| S.No. | BIT Pattern  | Peak to Peak Amplitude of the output |
|-------|--------------|--------------------------------------|
| 1     | 100000000000 |                                      |
| 2     | 01000000000  |                                      |
| З     | 00100000000  |                                      |
| 4     | 000100000000 |                                      |

Table 13.1: Variation in output amplitude with bit pattern



Figure 13.2: Equivalent Circuit for simulation





#### 13.5 Exercise Set 13

Design a digitally programmable non-inverting amplifier whose gain varies from 6.4 and above.

| Notes on Experiment 13: |  |
|-------------------------|--|
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |

| Notes on Experiment 13: |  |  |
|-------------------------|--|--|
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |
|                         |  |  |

# Chapter 14 Experiment 14

Design of a Digitally Programmable Square and Triangular wave generator/oscillator

To design a digitally controlled oscillators where the oscillation frequency of the output square and triangular wave forms is controlled by a binary pattern. Such systems are useful in digital PLL and in FSK generation in a MODEM.

# 14.1 Brief theory and motivation

In Experiment 6, we used an analog multiplier in conjunction with an integrator to build a VCO. In this experiment, we will use a multiplying **DAC7821** (instead of a multiplier) and an integrator to implement a digitally controlled square and triangular wave generator. See Figure 14.1 for the circuit schematic of a digitally programmable square and triangular wave generator. VOUT is the square wave output and the output of the integrator is the triangular waveform.



Figure 14.1: Circuit for Digital Controlled Oscillator

Frequency of oscillations of digital programmable oscillator is given by

$$f = \frac{1}{4RC} \cdot \left(1 + \frac{R_2}{R_1}\right) \cdot \frac{\sum_{0}^{11} A_n 2^n}{4096}$$

# 14.2 Specifications

Design a Digitally Programmable Oscillator that can generate square and triangular waveforms with a maximum frequency of 400 Hz.

# 14.3 Measurements to be taken

Implement the Digitally programmable Square and Triangular wave generator using the circuit as shown in Figure 14.1.Observe the frequency of Oscillations of system and vary it by varying bit pattern input to the DAC.

# 14.4 What Should you Submit

Simulate the circuit using any simulator and observe the frequency of oscillation of the square and triangular waveforms. See Figure 14.2 for the result of simulation. The typical simulation waveforms are of the form shown in Figure 14.3. For this simulation, we used the macro-model of **MV95308** since the macro-model for the DAC is not available at the time of writing.

Vary the bit pattern input to the DAC in manner specified in Table 14.1 and note down the change in the frequency of oscillations and compare the practical results with the simulation results.

Plot a graph where the x-axis shows the analog equivalent of the bit pattern and the y-axis shows the frequency of oscillations. Note that the 12-bit input to the DAC is interpreted as an unsigned number.

| S.No. | BIT Pattern  | Peak to Peak Amplitude of the output |
|-------|--------------|--------------------------------------|
| 1     | 100000000000 |                                      |
| 2     | 01000000000  |                                      |
| З     | 00100000000  |                                      |
| 4     | 000100000000 |                                      |

Table 14.1: Varying the bit pattern input to the DAC


Figure 14.2: Circuit for Simulation





#### 14.5 Exercise Set 14

Design a digitally programmable band-pass filter with Q = 10 and gain of 1 at the centre frequency.



| Notes on Experiment 14: |  |
|-------------------------|--|
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |
|                         |  |

# Appendix A ICS used in ASLK PRO

Texas Instruments Analog ICs used in ASLK PRO



#### JFET-Input Operational Amplifier

## **TL082**

#### A.1.1 Features

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion...0.003% Typ
- High Input Impedance...JFET-Input Stage
- Latch-Up-Free Operation
- High Slew Rate...13 V/µs Typ
- Common-Mode Input Voltage Range Includes VCC+

#### A.1.2 Applications

- Input Buffer
- High-Speed Integrators
- D/A Converters
- Sample And Hold Circuits

#### A.1.4 Download Datasheet

http://www.ti.com/lit/gpn/tl082





Figure A.1: TL082 - JFET-Input Operational Amplifier

#### A.1.3 Description

The TLO8x JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient. Offset adjustment and external compensation options are available within the TL08x family. The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The Q-suffix devices are characterized for operation from -40°C to 125°C.

### **MPY634**

#### Wide Bandwidth Analog Precision Multiplier

#### A.2.1 Features

- Wide Bandwidth: 10MHz Typ
- 0.5% Max Four-Quadrant Accuracy
- Internal Wide-Bandwidth Op Amp
- Easy To Use
- Low Cost

#### A.2.2 Applications

- Precision Analog Signal Processing
- Modulation And Demodulation
- Voltage-Controlled Amplifiers
- Video Signal Processing
- Voltage-Controlled Filters And Oscillators

#### A.2.4 Download Datasheet

http://www.ti.com/lit/gpn/mpy634









#### A.2.3 Description

The MPY634 is a wide bandwidth, high accuracy, four-quadrant analog multiplier. Its accurately laser-trimmed multiplier characteristics make it easy to use in a wide variety of applications with a minimum of external parts, often eliminating all external trimming. Its differential X, Y, and Z inputs allow configuration as a multiplier, squarer, divider, square-rooter, and other functions while maintaining high accuracy. The wide bandwidth of this new design allows signal processing at IF, RF, and video frequencies. The internal output amplifier of the MPY634 reduces design complexity compared to other high frequency multipliers and balanced modulator circuits. It is capable of performing frequency mixing, balanced modulation, and demodulation with excellent carrier rejection. An accurate internal voltage reference provides precise setting of the scale factor. The differential Z input allows user-selected scale factors from 0.1 to 10 using external feedback resistors.

#### 12 Bit, Parallel, Multiplying DAC

# **DAC 7821**

#### A.3.1 Features

- 2.5V to 5.5V supply operation
- Fast Parallel Interface: 17ns Write Cycle
- Update Rate of 20.4MSPS
- 10MHz Multiplying Bandwidth
- 10V input
- Low Glitch Energy: 5nV-s
- Extended Temperature Range: -40°C to +125°C
- 20-Lead TSSOP Packages
- 12-Bit Monotonic
- 11 SB INI

lout 1

out 2

GND

DB10

DB9

DB8

DB7

DB6

DB5

8

9

10

DB11 (MSB)

- Read back Function
- Power-On Reset with Brownout Detection

20

19 VDE

18

17 R/W

16  $\overline{cs}$ 

15

14 DB1

13

12

11

DAC7821

RFF

VDD

DB0 (LSB)

DB2

DB3

DB4

- Industry-Standard Pin Configuration
- 4-Quadrant Multiplication

#### A.3.2 Applications

- Portable Battery-Powered Instruments
- Analog Processing
- Waveform Generators

 $\sim \sim \sim$ 

- Programmable Amplifiers and Attenuators
- Digitally Controlled Calibration
- Programmable Filters and Oscillators
- Composite Video
- Ultrasound

Vdd

DAC7821

cs o

R/W 🏳

Power-On Reset

Control

Logic

VRE

12-Bit

R-2R DAC

ፈን

DAC Register

Input Latch

Parallel Bus

DB0

-4

DB11

#### A.3.4 Download Datasheet

http://www.ti.com/lit/qpn/dac7821



Figure A.3: DAC 7821 - Digital to Analog Converter

#### A.3.3 Description

The DAC7821 is a CMOS 12-bit current output digital-to-analog converter (DAC). This device operates from a single 2.5V to 5.5V power supply, making it suitable for battery-powered and many other applications. This DAC operates with a fast parallel interface. Data read back allows the user

to read the contents of the DAC register via the DB pins. On power-up, the internal register and latches are filled with zeroes and the DAC outputs are at zero scale. The DAC7821 offers excellent 4-guadrant multiplication characteristics, with a large signal multiplying and width of 10MHz. The applied

external reference input voltage (VREF) determines the full-scale output current. An integrated feedback resistor (RFB) provides temperature tracking and full-scale voltage output when combined with an external current-to-voltage precision amplifier. The DAC7821 is available in a 20-lead TSSOP package.

### **TPS40200**

#### A.4.1 Features

- Input Voltage Range 4.5 to 52 V
- Output Voltage (700 mV to 90% VIN)
- 200 mA Internal P-Channel FET Driver
- Voltage Feed-Forward Compensation
- Undervoltage Lockout

сомрГз

FB 4

ss 2

ISNS 7

RC 1

Soft-Star

and

vercurre

- Programmable Fixed Frequency (35-500 kHz) Operation
- Programmable Short Circuit Protection
- Hiccup Overcurrent Fault Recovery
- Programmable Closed Loop Soft Start

E/A and SS Reference

nable E/A

osc

+ 700mV

M

PWM

Logic

- 700 mV 1% Reference Voltage
- External Synchronization
- Small 8-Pin SOIC (D) and QFN (DRB) Packages

#### A.4.2 Applications

- Industrial Control
- DSL/Cable Modems
- Distributed Power Systems
- Scanners
- Telecom

TPS40200

GDRV voltage swing limited to (Vin - 8V)

8 VDD

GDRV

5 GND

#### A.4.4 Download Datasheet

http://www.ti.com/lit/gpn/tps40200

Wide-Input, Non-Synchronous Buck DC/DC Controller

# $\begin{array}{c} R5 \\ \hline \\ C3 \\ \hline \\ C4 \\ \hline \\ C5 \\ \hline \\ C6 \\ \hline \\ C1 \\ \hline C1 \\ \hline \\ C1 \\ \hline \hline \hline \\ C1 \\ \hline \hline \hline C1 \\ \hline C1 \\ \hline \hline C1 \\ \hline C$



Figure A.4: TPS40200 - DC/DC Controller

#### A.4.3 Description

UVLO

The TPS40200 is a flexible non-synchronous controller with a built in 200-mA driver for P-channel FETs. The circuit operates with inputs up to 52V with a power-saving feature that turns off driver current once the external FET has been fully turned on. This

feature extends the flexibility of the device, allowing it to operate with an input voltage up to 52V without dissipating excessive power. The circuit operates with voltage-mode feedback and has feed-forward input-voltage compensation that responds instantly to input voltage change. The internal 700mV reference is trimmed to 1%, providing the means to accurately control low voltages. The TPS40200 is available in an 8-pin SOIC, and supports many of the features of more complex controllers.

#### Micropower Low-Dropout (LDO) Voltage Regulator

# **TPS7250**

#### A.5.1 Features

- Available in 5-V, 4.85-V, 3.3-V, 3.0-V, and 2.5-V Fixed-Output and Adjustable Versions
- Dropout Voltage <85 mV Max at IO = 100 mA (TPS7250)
- Low Quiescent Current, Independent of Load, 180 mA Typ
- 8-Pin SOIC and 8-Pin TSSOP Package
- Output Regulated to ±2% Over Full Operating Range for Fixed-Output Versions
- Extremely Low Sleep-State Current, 0.5 mA Max
- Power-Good (PG) Status Output

2

3

4

SENSE

PG

EN

GND

#### A.5.2 Applications

- Wireless Handsets
- Smart Phones, PDAs
- MP3 Players
- ZigBeeTM Networks
- BluetoothTM Devices
- Li-Ion Operated Handheld Products
- WLAN and Other PC Add-on Cards

#### A.5.4 Download Datasheet

#### http://www.ti.com/lit/gpn/tps7250







#### A.5.3 Description

The TPS72xx family of low-dropout (LDO) voltage regulators offers the benefits of low-dropout voltage, micropower operation, and miniaturized packaging. These regulators feature extremely low dropout voltages and quiescent currents compared to conventional LDO regulators. Offered in small-outline integrated-circuit (SOIC) packages and 8-terminal thin shrink small-outline (TSSOP), the TPS72xx

series devices are ideal for cost-sensitive designs and for designs where board space is at a premium. A combination of new circuit design and process innovation has enabled the usual pnp pass transistor to be replaced by a PMOS device. Because the PMOS pass element behaves as a ue resistor, the dropout voltage is very low – maximum of 85 mV at 100 mA of load current (TPS7250) – and is directly proportional to the load current. Since the PMOS pass element is a voltage-driven device, the quiescent current is very low (300 mA maximum) and is stable over the entire range of output load current (0 mA to 250 mA). Intended for use in portable systems such as laptops and cellular phones, the low-dropout voltage and micropower operation result in a significant increase in system battery operating life.

#### 2N3906, 2N3904, BS250

#### A.6.1 2N3906 Features

- PNP General Purpose Transistor
- Collector-Emiter Breakdown Voltage: V(BR)CEO = 40V
- Collector-Base Breakdown Voltage:  $V_{(BR)CBO} = 40V$
- hfe: 100 @ lc = 10mA DC, Vce = 1V DC
- Transition Frequency: f = 100MHz @ VCE = 20V DC, Ic = 10mA DC

#### A.6.3 2N3904 Features

- NPN General Purpose Transistor
- Collector-Emiter Breakdown Voltage: V(BR)CEO = 40V
- Collector-Base Breakdown Voltage: V(BR)CB0 = 60V
- hfe: 100 @ lc = 10mA DC, Vce = 1V DC
- Transition Frequency: f = 100MHz @ Vce = 20V DC, lc = 10mA DC



Figure A.7: 2N3906 NPN General Purpose Amplifier

#### A.6.4 Download Datasheet

http://61.222.192.61/mccsemi/ up\_pdf/2N3904(T0-92).pdf

### Transistors

#### A.6.5 BS250 Features

- P-CHANNEL ENHANCEMENT MODE VERTICAL DMOS FET
- Drain-Source Voltage: V<sub>DS</sub> = -45V
- Continuous Drain Current ID = -230 mA @ Тамв = 25°С
- Gate-Source Voltage: VGs = ±20 V
- Static Drain-Source on-State Resistance:  $R_{DS(ON)} = 14\Omega @ V_{GS} = -10V$ , ID = -200mA
- Gate-Source Threshold Voltage: VGS(TH) Min -1V; Max: -3.5V @ lp=-1mA, Vps=VGS



Figure A.8: BS250 P-Channel Enhancement Mode Vertical DMOS FET

#### A.6.6 Download Datasheet

http://www.diodes.com/datasheets/BS250P.pdf

**E B C** Figure A.6: 2N3906 PNP General Purpose Amplifier

#### A.6.2 Download Datasheet

http://61.222.192.61/mccsemi/ up\_pdf/2N3906(T0-92).pdf



#### 1N4448 Small Signal Diode

Pro-

Figure A.9:

1N4448 Small Signal Diode

#### A.7.1 Features

- Breakdown Voltage: VR = 100V @ IR = 100µA
- Forward Voltage: VF = 620-720mV @ IF = 5mA
- Reverse Leakage: Ir = 25uA @ Vr = 20V
- Total Capacitance: CT = 4pF, VR = 0, f = 1MHz
- Reverse Recovery Time:  $t_{RR} = 4nS @ I_F = 10mA$ ,  $V_R = 6.0V$ ,  $R_L = 100\Omega$

#### A.7.2 Download Datasheet

http://www.fairchildsemi.com/ds/1N/1N914.pdf

# Appendix B Introduction to Macromodels

Simulation models are very useful in the design phase of an electronic system. Before a system is actually built using real components, it is necessary to perform a 'software breadboarding' exercise through simulation to verify the functionality of the system and to measure its performance. If the system consists of several building blocks B1, B2, ..., Bn, the simulator requires a mathematical representation of each of these building blocks in order to predict the system performance. Let us consider a very simple example of a passive component such as a resistor. Ohm's law can be used to model the resistor if we intend to use the resistor in a DC circuit. But if the resistor is used in a high frequency application, we may have to think about the parasitic inductances and capacitances associated with the resistor. Similarly, the voltage and current may not have a strict linear relation due to the dependence of the resistivity on temperature of operation, skin effect, and so on. This example illustrates that there is no single model for an electronic component. Depending on the application and the accuracy desired, we may have to use simpler or more complex mathematical models.

We will use another example to illustrate the above point. The MOS transistor, which is the building block of most integrated circuits today, is introduced at the beginning of the course on VLSI design. In a digital circuit, the transistor may be simply modeled as an ideal switch that can be turned on or off by controlling the gate voltage. This model is sufficient if we are only interested in understanding the functionality of the circuit. If we wish to analyze the speed of operation of the circuit or the power dissipation in the circuit, we will need to model the parasitics associated with the transistors. If the same transistor is used in an analog circuit, the model that we use in the analysis would depend on the accuracy which we want in the analysis. We may perform different kinds of analysis for an analog circuit -DC analysis, transient analysis, and steady-state analysis. Simulators such as SPICE require the user to specify the model for the transistor. There are many different models available today for the MOS transistor, depending on the desired accuracy. The level-1 model captures the dependence of the drain-to-source current on the gate-to-source and drain-to-source voltages, the mobility of the majority carrier, the width and length of the channel, and the gate oxide thickness. It also considers non-idealities such as channel length modulation in the saturation region, and the dependence of the threshold voltage on the source-to-bulk voltage. More complex models for the transistor are available, which have more than 50 parameters.

#### **B.1 Micromodels**

If you have built an operational amplifier using transistors, a straight-forward way to analyze the performance of the OP-Amp is to come up with the micromodel of the OPAMAP, where each transistor is simply replaced with its corresponding simulation model. Micromodels will lead to accurate simulation, but will prove computationally intensive. As the number of nodes in the circuit increases, the memory requirement will be higher and the convergence of the simulation can take longer.

A macromodel is a way to address the problem of space-time complexity mentioned above. In today's electronic systems we make use of analog circuits such as operational amplifiers, data converters, PLL, VCO, voltage regulators, and so on. The goal of the system designer is not only to get a functionally correct design, but also to optimize the cost and performance of the system. The system-level cost and performance depend on the way the building blocks B1, B2,..., Bn have been implemented. For example, if B1 is an OP-Amp, we may have several choices of operational amplifiers. Texas Instruments offers a large number of operational amplifiers that a system designer can choose from. Refer to Table B.1. As you will see, there are close to 2000 types of operational amplifiers available! These are categorized into 17 different bins to make the selection simpler. However, you will notice that 240 varieties are available in the category of Standard Linear amplifers! How does a system designer select from this large collection? To understand this, you must look at the characteristics of a standard linear amplifier - these include the number of operational amplifiers in a single package, the Gain Bandwidth Product of the amplifier, the CMRR, Vs (min), Vs (max), and so on. See <a href="http://tinyurl.com/ti-std-linear">http://tinyurl.com/ti-std-linear</a>. The website allows you to specify these parameters and narrow your choices.

But how does one specify the parameters for the components? The overall system performance will depend on the way the parameters for the individual components have been selected. For example, the gain-bandwidth product of an operational amplifier B1 will influence a system-level parameter such as the noise immunity or stability. If one has **n** components in the system, and there are **m** choices for each component, there are **m** n possible system configurations. Even if we are able to narrow the choices through some other considerations, we may still have to evaluate several system configurations. Performing simulations using micromodels will be a painstaking and non-productive way of selecting system configurations.

#### **B.2 Macromodels**

A macromodel is a mathematical convenience that helps to reduce simulation complexity. The idea is to replace the actual circuit by something that is simpler, but is nearly equivalent in terms of input characteristics, output characteristics, and feedforward characteristics. Simulation of a complete system becomes much more simple when we use macromodels for the blocks. Manufacturers of semiconductors provide macromodels for their products to help system designers in the process of system configuration selection. The macromodels can be loaded into a simulator.

|    | Characteristic                   | Number of Varieties |
|----|----------------------------------|---------------------|
| 1  | Standard Linear Amplifier        | 240                 |
| 2  | Fully Differential Amplifier     | 28                  |
| З  | Voltage Feedback                 | 68                  |
| 4  | Current Feedback                 | 47                  |
| 5  | Rail to Rail                     | 14                  |
| 6  | JFET/CMOS                        | 23                  |
| 7  | DSL/Power Line                   | 19                  |
| 8  | Precision Amplifier              | 641                 |
| 9  | Low Power                        | 144                 |
| 10 | High Speed Amplifier (≥50MHz)    | 182                 |
| 11 | Low Input Bias Current/FET Input | 38                  |
| 12 | Low Noise                        | 69                  |
| 13 | Wide Bandwidth                   | 175                 |
| 14 | Low Offset Voltage               | 121                 |
| 15 | High Voltage                     | 4                   |
| 16 | High Output Current              | 54                  |
| 17 | LCD Gamma Buffer                 | 22                  |

#### Table B.1: Operational Amplifiers available from Texas Instruments

As you can guess, there is no single macromodel for an IC. A number of macromodels can be derived, based on the level of accuracy desired and the computational complexity that one can afford. A recommended design methodology is to start with a simple macromodel for the system components and simulate the system. A stepwise refinement procedure may be adopted and more accurate models can be used for selected components when the results are not satisfactory.

#### Notes on Appendix B:



| Notes on Appendix B: |
|----------------------|
|                      |
|                      |
|                      |
|                      |
|                      |
|                      |
|                      |
|                      |

# Appendix C Activity

Convert your PC/laptop into an Oscilloscope



# appendix C

#### C.1 Introduction

In any analog lab, an oscilloscope is required to display waveforms at different points in the circuit under construction in order to verify circuit operation and, if necessary, redesign the circuit. High-end oscilloscopes are needed for measurements and characterization in labs. Today, solutions are available to students for converting a PC into an oscilloscope. These solutions require some additional hardware to route the analog signals to the PC for observation; they also require software that provides the graphical user interface to convert a PC display into an oscilloscope. Since most students have access to a PC or laptop today, we have designed the Analog System Lab such that a PC-based oscilloscope solution can be used along with ASLK PRO. We believe this will reduce the dependence of

the student on a full-edged lab. In this chapter, we will review a solution for a PC-based oscilloscope. The components on the ASLK PRO can be used to build the interface circuit needed to convert the PC into an oscilloscope.

One of the solutions for a "PC oscilloscope" is Zelscope [33] which works on personal computers running Microsoft Windows XP. The hardware requirements for the PC are modest (300+ MHz clock, 64+ MB memory). It uses the sound card in the PC for converting the analog signals into digital form. The Zelscope software, which requires about 1 MB space, is capable of using the digitized signal to display waveforms as well as the frequency spectrum of the analog signal. At the 'line in' jack of the sound card, the typical voltage should be about 1 volt AC; hence it is essential to protect the sound card from over voltages. A buffer amplifier circuit is required to protect the sound card from overvoltages. Two copies of such a circuit are needed to implement a dual-channel oscilloscope. The buffer amplifier circuit is shown in Figure C.1 and has been borrowed from [32].

#### Limitations

- Not possible to display DC voltages (due to input capacitor of sound card blocks DC)
- Low frequency range (10 Hz-20 kHz)
- Measurement is not very accurate



Adapted from a circuit in: Horowitz, P and Hill, W, 2nd ed, 1989 The Art of Electronics

Oscilloscope probe to sound card line in buffer by Tim Witham July 20, 1996

interface an Analog Signal to Oscilloscope

Figure C.1:

needed to

Buffer circuit

# Appendix D Connection diagrams

#### **OP AMP TYPE I - A - INVERTING**

#### **OP AMP TYPE I - B - INVERTING**



Figure D.1: OP-Amp 1A connected in Inverting Configuration



Figure D.2: OP-Amp 1B connected in inverting configuration



#### **OP AMP TYPE II - A - FULL**



HD54

GND

Figure D.3: OP-Amp 2A can be used in both inverting and non-inverting configuration

#### **OP AMP TYPE II - B - FULL**



Figure D.4: OP-Amp 2B can be used in both inverting and non-inverting configuration

#### **OP AMP TYPE III - A - BASIC**



Figure D.5: OP-Amp 3A can be used in unity gain configuration or any other custom configuration

#### **OP AMP TYPE III - B - BASIC**



#### **ANALOG MULTIPLIER - SET I**





Figure D.7: Connections for analog multiplier MPY634 - SET I





**DAC I** 

appendix D

#### DAC II



Figure D.11: connections for analog-to-digital converter DAC7821 - DAC II



#### **DC/DC CONVERTER**



Figure D.12: Connections for TPS40200 Evaluation step-down DC/DC converter

#### LDO REGULATOR



Figure D.13: Connections for TP7250 low-dropout linear voltage regulator





# Bibliography

List of references and related articles for further reading



### Bibliography 1 of 2

| /    |  |
|------|--|
| [01] | ADCPro (TM) - Analog to Digital Conversion Evaluation Software. Free. Available from http://focus.ti.com/docs/toolsw/folders/print/adcpro.html   |
| [02] | F. Archibald. Automatic Level Controller for Speech Signals Using PID Controllers. Application Notes from Texas Instruments.<br>Available from <u>http://focus.ti.com/lit/wp/spraaj4/spraaj4.pdf</u>                   |
| [03] | High-Performance Analog. Available from www.ti.com/analog  |
| [04] | Wide Bandwidth Precision Analog Multiplier MPY634, Burr Brown Products from Texas Instruments,<br>Available from <u>http://focus.ti.com/lit/ds/sbfs017a/sbfs017a.pdf</u>   |
| [05] | B. Carter and T. Brown. Handbook Of Operational Amplifier Applications. Texas Instruments Application Report. 2001.<br>Available from <u>http://focus.ti.com/lit/an/sboa092a/sboa092a.pdf</u>                          |
| [06] | B. Carter. Op Amp and Comparators - Don't Confuse Them! Texas Instruments Application Report, 2001.<br>Available from http://tinyurl.com/carteropamp-comp  |
| [07] | B. Carter. Filter Design in Thirty Seconds. Application Report from Texas Instruments. Downloadable from http://focus.ti.com/lit/an/sloa093/sloa093.pdf  |
| [08] | B. Carter and R. Mancini. OPAMPS For Everyone. Elsevier Science Publishers, 2009.  |
| [09] | FilterPro (TM) - Active Filter Design Application. Free software. Available from http://tinyurl.com/lterpro-download   |
| [10] | Thomas Kuehl and Faisal Ali. Active Filter Synthesis Made Easy With FilterPro V3.0. Tutorial presented in TI Technology Days 2010 (May), USA.<br>Available from http://www.ti.com/ww/en/techdays/2010/index.shtml.     |
| [11] | J. Molina. DESIGN A 60Hz NOTCH FILTER WITH THE UAF42. Application note from Burr-Brown (Texas Instruments), 2000.<br>Available from <u>http://focus.ti.com/lit/an/sbfa012/sbfa012.pdf</u>                              |
| [12] | J. Molina. DIGITALLY PROGRAMMABLE, TIME-CONTINUOUS ACTIVE FILTER, 2000.<br>Application note from Burr-Brown (Texas Instruments), <i>http://focus.ti.com/lit/an/sbfa005/sbfa005.pdf</i>                                 |
| [13] | George S. Moschytz. From Printed Circuit Boards to Systems-on-a-chip. IEEE Circuits and Systems magazine, Vol 10, Number 2, 2010.  |
| [14] | Phase-locked loop. Wikipedia entry. http://en.wikipedia.org/wiki/Phaselocked loop  |
| [15] | R. Palmer. Design Considerations for Class-D Audio Amplifiers. Application Note from Texas Instruments.<br>Available from <u>http://focus.ti.com/lit/an/sloa031/sloa031.pdf</u>  |
| [16] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. OPAmp in Negative Feedback.<br>Recorded lecture available through NPTEL. http://tinyurl.com/krkrao-nptel-lec7 and http://tinyurl.com/krkrao-nptel-lec8 |

### Bibliography 2 of 2

| ,    |   |
|------|---|
| [17] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. Frequency Compensation in Negative Feedback.  |
|      | Recorded lecture available through NPTEL. http://tinyurl.com/krkrao-nptel-lec16 and http://tinyurl.com/krkraonptel-lec17                                      |
| [18] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. Instrumentation Amplifier.  |
|      | Recorded lecture available through NPTEL. http://tinyurl.com/krkrao-nptel-lec11   |
| [19] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. Active Filters.   |
| [13] | Recorded lecture available through NPTEL. http://tinyurl.com/krkraonptel-lec12  |
| 1201 |   |
| [20] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. Positive Feedback (Regenerative).   |
|      | Recorded lecture available through NPTEL. http://tinyurl.com/krkrao-nptel-lec9  |
| [21] | K.R.K. Rao. Analog ICs. Self-Tuned Filter. Recorded lecture available through NPTEL. http://tinyurl.com/krkrao-nptel-ic-lec23                                 |
| [22] | K.R.K. Rao. Analog ICs. Phase Locked Loop. Recorded lecture available through NPTEL. http://tinyurl.com/krkrao-nptelic-lec24,                                 |
|      | http://tinyurl.com/krkrao-nptel-ic-lec25, http://tinyurl.com/krkraonptel-ic-lec26, and http:// tinyurl.com/krkrao-nptel-ic-lec27                              |
| [23] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. Voltage Regulators. Recorded lecture available through NPTEL.                                 |
|      | http://tinyurl.com/krkrao-nptel-26, http://tinyurl.com/krkrao-nptel-27, and http:// tinyurl.com/krkrao-nptel-28   |
| [24] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. Converters. Recorded lecture available through NPTEL. http://tinyurl.com/krkrao-nptel-28,     |
| [25] | K.R.K. Rao. Electronics for Analog Signal Processing - Part II. AGC/AVC. http://tinyurl.com/krkrao-nptel-33, http://tinyurl.com/krkrao-nptel-34,              |
| [23] | http://tinyurl.com/krkrao-nptel-35, http://tinyurl.com/krkrao-nptel-36  |
|      |   |
| [26] | K.R.K.Rao. Analog Ics Voltage Controlled Oscillator. Recorded lectures available from links: http://tinyurl.com/krkrao-vco-1, http://tinyurl.com/krkrao-vco-2 |
| [27] | Thomas Kugesstadt. Active Filter Design Techniques. Texas Instruments. Available from http://focus.ti.com/lit/ml/sloa088/sloa088.pdf                          |
| [28] | Oscilloscope Solutions from Texas Instruments - Available from http://focus.ti.com/docs/solution/folders/ print/437.html                                      |
| [29] | PC Based Test and Instrumentation. Available from http://www.pctestinstruments.com/   |
| [30] | SwitcherPro (TM) - Switching Power Supply Design Tool. http://focus.ti.com/docs/toolsw/folders/print/switcherpro.html   |
| [31] | Texas Intruments Analog eLAB - SPICE Model Resources. Macromodels for TI analog ICs are downloadable from http://tinyurl.com/ti-macromodels                   |
| [32] | How to use PC as Oscilloscope. Available from http://www.trickswindows.com  |
| [33] | Zelscope: Oscilloscope and Spectrum Analyzer. Available from http://www.zelscope.com  |
|      |   |
|      |   |

These materials are for academic and training usage: for teaching and learning purposes only. The materials are not warranted in any way for production use. Copyright © Texas Instruments 2012.





Authors K.R.K. Rao and C.P. Ravikumar

> Editor in Chief Zoran Ristić

Assistant Editor Miodrag Veljković

Cover Design Danijela Krajnović

Graphic Design/DTP Aleksandar Nikolić

Special Thanks to Harmanpreet Singh for his help in performing the additional experiments (Experiments 11-14) included in the new release of ASLK Pro.

> Publisher MikroElektronika Ltd. www.mikroe.com



June 2012.