74HC4052; 74HCT4052 Dual 4-channel analog multiplexer/demultiplexer Rev. 12 — 10 October 2017 Pro

Product data sheet

1 **General description**

The 74HC4052; 74HCT4052 is a dual single-pole quad-throw analog switch (2x SP4T) suitable for use in analog or digital 4:1 multiplexer/demultiplexer applications. Each switch features four independent inputs/outputs (nY0, nY1, nY2 and nY3) and a common input/output (nZ). A digital enable input (E) and two digital select inputs (S0 and S1) are common to both switches. When E is HIGH, the switches are turned off. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

Features and benefits 2

- Wide analog input voltage range from -5 V to +5 V
- Low ON resistance:
 - 80 Ω (typical) at V_{CC} V_{EE} = 4.5 V
 - -70Ω (typical) at V_{CC} V_{EE} = 6.0 V
 - -60Ω (typical) at $V_{CC} V_{EE} = 9.0 V$
- Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals
- Typical 'break before make' built-in
- Complies with JEDEC standard no. 7A
- Input levels:
 - For 74HC4052: CMOS level
 - For 74HCT4052: TTL level
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

Applications

- Analog multiplexing and demultiplexing
- · Digital multiplexing and demultiplexing
- Signal gating





4 Ordering information


Table 1. Ordering information

| Type number | Package | | | |
|-------------|------------------------------|-------------------------|-------------------------------------------------------------------------------|----------|
| | Temperature range | Name | Description | Version |
| 74HC4052D | -40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; body | SOT109-1 |
| 74HCT4052D | | | width 3.9 mm | |
| 74HC4052DB | -40 °C to +125 °C | SSOP16 | plastic shrink small outline package; 16 leads; | SOT338-1 |
| 74HCT4052DB | | | body width 5.3 mm | |
| 74HC4052PW | -40 °C to +125 °C | 0 °C to +125 °C TSSOP16 | plastic thin shrink small outline package; 16 leads; | SOT403-1 |
| 74HCT4052PW | | | body width 4.4 mm | |
| 74HC4052BQ | Q -40 °C to +125 °C DHVQFN16 | | plastic dual-in line compatible thermal enhanced | SOT763-1 |
| 74HCT4052BQ | - | | very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm | |

5 Functional diagram








6 Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|--------------------|----------------|-----------------------------|
| 2Y0, 2Y1, 2Y2, 2Y3 | 1, 5, 2, 4 | independent input or output |
| 1Z, 2Z | 13, 3 | common input or output |
| E | 6 | enable input (active LOW) |
| V _{EE} | 7 | negative supply voltage |
| GND | 8 | ground (0 V) |
| S0, S1 | 10, 9 | select logic input |
| 1Y0, 1Y1, 1Y2, 1Y3 | 12, 14, 15, 11 | independent input or output |
| V _{CC} | 16 | positive supply voltage |

Functional description

Table 3. Function table [1]

| Input | | | | | |
|-------|----|----|------------|--|--|
| Ē | S1 | S0 | | | |
| L | L | L | nY0 and nZ | | |
| L | L | Н | nY1 and nZ | | |
| L | Н | L | nY2 and nZ | | |
| L | Н | Н | nY3 and nZ | | |
| Н | X | X | none | | |

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V_{EE} = GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|-------------------------------------------------------------|-----|------|-------|------|
| V _{CC} | supply voltage | | [1] | -0.5 | +11.0 | V |
| I _{IK} | input clamping current | $V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$ | | - | ±20 | mA |
| I _{SK} | switch clamping current | V_{SW} < -0.5 V or V_{SW} > V_{CC} + 0.5 V | | - | ±20 | mA |
| I _{SW} | switch current | -0.5 V < V _{SW} < V _{CC} + 0.5 V | | - | ±25 | mA |
| I _{EE} | supply current | | | - | ±20 | mA |
| I _{CC} | supply current | | | - | 50 | mA |
| I _{GND} | ground current | | | - | -50 | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | SO16, SSOP16, TSSOP16 and DHVQFN16 package | [2] | - | 500 | mW |
| Р | power dissipation | per switch | | - | 100 | mW |

^[1] To avoid drawing V_{CC} current out of pins nZ, when switch current flows in pins nYn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into pins nZ, no V_{CC} current will flow out of pins nYn. In this case there is no limit for the voltage drop across the switch, but the voltages at pins nYn and nZ may not exceed V_{CC} or V_{EE}.

[2] For SO16 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.

For SSOP16 and TSSOP16 packages: above 60 °C the value of Ptot derates linearly with 5.5 mW/K.

For DHVQFN16 packages: above 60 $^{\circ}$ C the value of P_{tot} derates linearly with 4.5 mW/K.

9 Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | | 74HC4052 | 2 | 7 | '4HCT405 | 2 | Unit |
|------------------|---------------------------|-----------------------------------------|-----------------|----------|-----------------|-----------------|----------|-----------------|------|
| | | | Min | Тур | Max | Min | Тур | Max | |
| V _{CC} | supply voltage | see <u>Figure 7</u> and <u>Figure 8</u> | | | | | | | |
| | | V _{CC} - GND | 2.0 | 5.0 | 10.0 | 4.5 | 5.0 | 5.5 | V |
| | | V _{CC} - V _{EE} | 2.0 | 5.0 | 10.0 | 2.0 | 5.0 | 10.0 | V |
| V_{I} | input voltage | | GND | - | V _{CC} | GND | - | V _{CC} | V |
| V_{SW} | switch voltage | | V _{EE} | - | V _{CC} | V _{EE} | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | +25 | +125 | -40 | +25 | +125 | °C |
| Δt/ΔV | input transition rise and | V _{CC} = 2.0 V | - | - | 625 | - | - | - | ns/V |
| | fall rate | V _{CC} = 4.5 V | - | 1.67 | 139 | - | 1.67 | 139 | ns/V |
| | | V _{CC} = 6.0 V | - | - | 83 | - | - | - | ns/V |
| | | V _{CC} = 10.0 V | - | - | 31 | - | - | - | ns/V |




Figure 7. Guaranteed operating area as a function of the supply voltages for 74HC4052




Figure 8. Guaranteed operating area as a function of the supply voltages for 74HCT4052

10 Static characteristics

Table 6. R_{ON} resistance per switch for 74HC4052 and 74HCT4052

 $V_I = V_{IH}$ or V_{IL} ; for test circuit see Figure 9.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

For 74HC4052: V_{CC} - GND or V_{CC} - V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.

For 74HCT4052: V_{CC} - GND = 4.5 V and 5.5 V, V_{CC} - V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.

| Symbol | Parameter | Conditions | | Min | Typ ^[1] | Max | Unit |
|-----------------------|------------------------|--------------------------------------------------------------|-----|-----|--------------------|-----|------|
| T _{amb} = -4 | 0 °C to +85 °C | | | | | | |
| R _{ON(peak)} | ON resistance (peak) | $V_{is} = V_{CC}$ to V_{EE} | | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | [2] | - | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | 100 | 225 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | 90 | 200 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | | - | 70 | 165 | Ω |
| R _{ON(rail)} | ON resistance (rail) | V _{is} = V _{EE} | | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | [2] | - | 150 | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | 80 | 175 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | 70 | 150 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | | - | 60 | 130 | Ω |
| | | $V_{is} = V_{CC}$ | | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | [2] | - | 150 | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | 90 | 200 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | 80 | 175 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | | - | 65 | 150 | Ω |
| ΔR _{ON} | ON resistance mismatch | $V_{is} = V_{CC}$ to V_{EE} | | | | | |
| | between channels | V _{CC} = 2.0 V; V _{EE} = 0 V | [2] | - | - | - | Ω |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | | - | 9 | - | Ω |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | | - | 8 | - | Ω |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | | - | 6 | - | Ω |

| Symbol | Parameter | Conditions | | Min | Typ ^[1] | Max | Unit |
|-----------------------|----------------------|--------------------------------------------------------------|-----|-----|--------------------|-----|------|
| T _{amb} = -4 | 0 °C to +125 °C | ' | | | | | |
| R _{ON(peak)} | ON resistance (peak) | $V_{is} = V_{CC}$ to V_{EE} | | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | [2] | - | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | - | 270 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | - | 240 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | | - | - | 195 | Ω |
| R _{ON(rail)} | ON resistance (rail) | $V_{is} = V_{EE}$ | | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | [2] | - | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | - | 210 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | - | 180 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | | - | - | 160 | Ω |
| | | $V_{is} = V_{CC}$ | | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | [2] | - | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | - | 240 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | | - | - | 210 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μ A | | - | - | 180 | Ω |

- [1] All typical values are measured at T_{amb} = 25 °C.
 [2] When supply voltages (V_{CC} V_{EE}) near 2.0 V the analog switch ON resistance becomes extremely non-linear. When using a supply of 2 V, it is recommended to use these devices only for transmitting digital signals.




Table 7. Static characteristics for 74HC4052

Voltages are referenced to GND (ground = 0 V).

V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

 V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------|-------|------|
| T _{amb} = -40 | °C to +85 °C | | | | | |
| V _{IH} | HIGH-level input | V _{CC} = 2.0 V | 1.5 | 1.2 | - | V |
| | voltage | V _{CC} = 4.5 V | 3.15 | 2.4 | - | V |
| | | V _{CC} = 6.0 V | 4.2 | 3.2 | - | V |
| | | V _{CC} = 9.0 V | 6.3 | 4.7 | - | V |
| V _{IL} | LOW-level input | V _{CC} = 2.0 V | - | 0.8 | 0.5 | V |
| | voltage | V _{CC} = 4.5 V | - | 2.1 | 1.35 | V |
| | | V _{CC} = 6.0 V | - | 2.8 | 1.8 | V |
| | | V _{CC} = 9.0 V | - | 4.3 | 2.7 | V |
| l _l | input leakage current | V _{EE} = 0 V; V _I = V _{CC} or GND | | | | |
| | | V _{CC} = 6.0 V | - | - | ±1.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | ±2.0 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | $V_{CC} = 10.0 \text{ V}; V_{EE} = 0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - V_{EE}; \text{ see } Figure 11$ | | | | |
| | | per channel | - | - | ±1.0 | μΑ |
| | | all channels | - | - | ±2.0 | μΑ |
| I _{S(ON)} | ON-state leakage current | $V_I = V_{IH}$ or V_{IL} ; $ V_{SW} = V_{CC} - V_{EE}$; $V_{CC} = 10.0 \text{ V}$; $V_{EE} = 0 \text{ V}$; see Figure 12 | - | - | ±2.0 | μΑ |
| I _{CC} | supply current | V_{EE} = 0 V; V_{I} = V_{CC} or GND; V_{is} = V_{EE} or V_{CC} ; V_{os} = V_{CC} or V_{EE} | | | | |
| | | V _{CC} = 6.0 V | - | - | 80.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | 160.0 | μΑ |
| Cı | input capacitance | | - | 3.5 | - | pF |
| C _{sw} | switch capacitance | independent pins nYn | - | 5 | - | pF |
| | | common pins nZ | - | 12 | - | pF |

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------|-------|------|
| T _{amb} = -40 | °C to +125 °C | | | | | |
| V _{IH} | HIGH-level input | V _{CC} = 2.0 V | 1.5 | - | - | V |
| | voltage | V _{CC} = 4.5 V | 3.15 | - | - | V |
| | | V _{CC} = 6.0 V | 4.2 | - | | V |
| | | V _{CC} = 9.0 V | 6.3 | - | - | V |
| V_{IL} | LOW-level input | V _{CC} = 2.0 V | - | - | 0.5 | V |
| | voltage | V _{CC} = 4.5 V | - | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | - | 1.8 | V |
| | | V _{CC} = 9.0 V | - | - | 2.7 | V |
| I _I | input leakage current | V _{EE} = 0 V; V _I = V _{CC} or GND | | | | |
| | | V _{CC} = 6.0 V | - | - | ±1.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | ±2.0 | μΑ |
| S(OFF) | OFF-state leakage current | $V_{CC} = 10.0 \text{ V}; V_{EE} = 0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - V_{EE}; \text{ see } Figure 11$ | | | | |
| | | per channel | - | - | ±1.0 | μΑ |
| | | all channels | - | - | ±2.0 | μΑ |
| S(ON) | ON-state leakage current | $V_I = V_{IH}$ or V_{IL} ; $ V_{SW} = V_{CC} - V_{EE}$; $V_{CC} = 10.0 \text{ V}$; $V_{EE} = 0 \text{ V}$; see Figure 12 | - | - | ±2.0 | μA |
| СС | supply current | V_{EE} = 0 V; V_{I} = V_{CC} or GND; V_{is} = V_{EE} or V_{CC} ; V_{os} = V_{CC} or V_{EE} | | | | |
| | | V _{CC} = 6.0 V | - | - | 160.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | 320.0 | μΑ |

^[1] All typical values are measured at T_{amb} = 25 °C.

Table 8. Static characteristics for 74HCT4052

Voltages are referenced to GND (ground = 0 V).


V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.


 V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|-----------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------------|-------|------|
| T _{amb} = -4 | 0 °C to +85 °C | | | | | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 4.5 V to 5.5 V | 2.0 | 1.6 | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 4.5 V to 5.5 V | - | 1.2 | 8.0 | V |
| l _l | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $V_{EE} = 0$ V | - | - | ±1.0 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | $V_{CC} = 10.0 \text{ V}; V_{EE} = 0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - V_{EE}; \text{ see } Figure 11$ | | | | |
| | | per channel | - | - | ±1.0 | μΑ |
| | | all channels | - | - | ±2.0 | μΑ |
| I _{S(ON)} | ON-state leakage current | $V_{CC} = 10.0 \text{ V}; V_{EE} = 0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - V_{EE}; \text{ see } Figure 12$ | - | - | ±2.0 | μΑ |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $V_{is} = V_{EE}$ or V_{CC} ; $V_{os} = V_{CC}$ or V_{EE} | | | | |
| | | V _{CC} = 5.5 V; V _{EE} = 0 V | - | - | 80.0 | μΑ |
| | | V _{CC} = 5.0 V; V _{EE} = -5.0 V | - | - | 160.0 | μΑ |
| ΔI _{CC} | additional supply current | per input; $V_I = V_{CC}$ - 2.1 V; other inputs at V_{CC} or GND; V_{CC} = 4.5 V to 5.5 V; V_{EE} = 0 V | - | 45 | 202.5 | μΑ |
| Cı | input capacitance | | - | 3.5 | - | pF |
| C _{sw} | switch capacitance | independent pins nYn | - | 5 | - | pF |
| | | common pins nZ | - | 12 | - | pF |

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------------|-------|------|
| T _{amb} = -40 | °C to +125 °C | | | | | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 4.5 V to 5.5 V | 2.0 | - | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 4.5 V to 5.5 V | - | - | 0.8 | V |
| I _I | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $V_{EE} = 0$ V | - | - | ±1.0 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | $V_{CC} = 10.0 \text{ V}; V_{EE} = 0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - V_{EE}; \text{ see } Figure 11$ | | | | |
| | | per channel | - | - | ±1.0 | μΑ |
| | | all channels | - | - | ±2.0 | μΑ |
| I _{S(ON)} | ON-state leakage current | $V_{CC} = 10.0 \text{ V}; V_{EE} = 0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL};$ $ V_{SW} = V_{CC} - V_{EE}; \text{ see } Figure 12$ | - | - | ±2.0 | μΑ |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $V_{is} = V_{EE}$ or V_{CC} ; $V_{os} = V_{CC}$ or V_{EE} | | | | |
| | | V _{CC} = 5.5 V; V _{EE} = 0 V | - | - | 160.0 | μΑ |
| | | V _{CC} = 5.0 V; V _{EE} = -5.0 V | - | - | 320.0 | μΑ |
| ΔI _{CC} | additional supply current | per input; $V_I = V_{CC}$ - 2.1 V; other inputs at V_{CC} or GND; V_{CC} = 4.5 V to 5.5 V; V_{EE} = 0 V | - | - | 220.5 | μΑ |

[1] All typical values are measured at T_{amb} = 25 °C.





11 Dynamic characteristics

Table 9. Dynamic characteristics for 74HC4052

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; for test circuit see Figure 15.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|------------------------|-------------------------------|---------------------------------------------------------------------------------------------------|-----|--------------------|-----|------|
| T _{amb} = -40 | °C to +85 °C | , | | ' | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> [2] | | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | - | 14 | 75 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 5 | 15 | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | 4 | 13 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | 4 | 10 | ns |
| t _{on} | turn-on time | E, Sn to V_{os} ; $R_L = ∞ Ω$; see Figure 14 [3] | | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | - | 105 | 405 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 38 | 81 | ns |
| | | V _{CC} = 5.0 V; V _{EE} = 0 V; C _L = 15 pF | - | 28 | - | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | 30 | 69 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | 26 | 58 | ns |
| t _{off} | turn-off time | \overline{E} , Sn to V _{os} ; R _L = 1 k Ω ; see <u>Figure 14</u> [4] | | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | - | 74 | 315 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 27 | 63 | ns |
| | | V _{CC} = 5.0 V; V _{EE} = 0 V; C _L = 15 pF | - | 21 | - | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | 22 | 54 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | 22 | 48 | ns |
| C _{PD} | power dissipation capacitance | per switch; $V_I = GND$ to V_{CC} [5] | - | 57 | - | pF |

| Symbol | Parameter | Conditions | | Min | Typ ^[1] | Max | Unit |
|-----------------------|-------------------|----------------------------------------------------------------------------------------|-----|-----|--------------------|-----|------|
| T _{amb} = -4 | 0 °C to +125 °C | | | | | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> | [2] | | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | | - | - | 90 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | | - | - | 18 | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | | - | - | 15 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | | - | - | 12 | ns |
| t _{on} | turn-on time | \overline{E} , Sn to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 14</u> | [3] | | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | | - | - | 490 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | | - | - | 98 | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | | - | - | 83 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | | _ | - | 69 | ns |
| t _{off} | turn-off time | \overline{E} , Sn to V _{os} ; R _L = 1 k Ω ; see Figure 14 | [4] | | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | | - | - | 375 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | | - | - | 75 | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | | - | - | 64 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | | - | - | 57 | ns |

- [1] All typical values are measured at T_{amb} = 25 °C.

 [2] t_{pd} is the same as t_{PHL} and t_{PLH} .

 [3] t_{on} is the same as t_{PZH} and t_{PZL} .

 [4] t_{off} is the same as t_{PHZ} and t_{PLZ} .

 [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_1 \times N + \Sigma \{(C_L + C_{sw}) \times V_{CC}^2 \times f_0\}$ where:

f_i = input frequency in MHz;

 f_o = output frequency in MHz;

N = number of inputs switching;

 $\Sigma\{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\} = \text{sum of outputs};$

C_L = output load capacitance in pF;

 C_{sw} = switch capacitance in pF;

V_{CC} = supply voltage in V.

Table 10. Dynamic characteristics for 74HCT4052

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; for test circuit see Figure 15.

V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Typ ^[1] | Max | Unit |
|-----------------------|-------------------------------|-----------------------------------------------------------------------------------------------|-----|--------------------|-----|------|
| T _{amb} = -4 | 0 °C to +85 °C | | | | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 5 | 15 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | 4 | 10 | ns |
| t _{on} | turn-on time | \overline{E} , Sn to V _{os} ; R _L = 1 k Ω ; see <u>Figure 14</u> | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 41 | 88 | ns |
| | | V _{CC} = 5.0 V; V _{EE} = 0 V; C _L = 15 pF | - | 18 | - | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | 28 | 60 | ns |
| t _{off} | turn-off time | E , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14 | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 26 | 63 | ns |
| | | V _{CC} = 5.0 V; V _{EE} = 0 V; C _L = 15 pF | - | 13 | - | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | 21 | 48 | ns |
| C _{PD} | power dissipation capacitance | per switch; $V_1 = GND$ to $V_{CC} - 1.5 V$ [5] | - | 57 | - | pF |
| T _{amb} = -4 | 0 °C to +125 °C | | | | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 18 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | - | 12 | ns |
| t _{on} | turn-on time | E, Sn to V_{os} ; $R_L = 1 k\Omega$; see Figure 14 | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 105 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | - | 72 | ns |
| t _{off} | turn-off time | \overline{E} , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see <u>Figure 14</u> | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 75 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | - | 57 | ns |

^[1] All typical values are measured at T_{amb} = 25 °C.

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma \{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\}$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

N = number of inputs switching;

 $\Sigma\{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\} = \text{sum of outputs};$

C_L = output load capacitance in pF;

C_{sw} = switch capacitance in pF;


 V_{CC} = supply voltage in V.

74HC_HCT4052

^[2] t_{pd} is the same as t_{PHL} and t_{PLH}.

^[3] t_{on} is the same as t_{PZH and} t_{PZL}.

t_{off} is the same as t_{PHZ} and t_{PLZ}.
 C_{PD} is used to determine the dynamic power dissipation (P_D in μW).







Figure 14. Turn-on and turn-off times



Definitions for test circuit; see Table 11:

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

 R_{I} = Load resistance.

S1 = Test selection switch.

Figure 15. Test circuit for measuring switching times

Table 11. Test data

| Test | Input | | | | Load | | S1 position |
|-------------------------------------|-------|-----------------|---------------------------------|---------------------------------------|-------|-------|-----------------|
| | VI | V _{is} | t _r , t _f | ., t _f | | R_L | |
| | | | at f _{max} | f _{max} other ^[1] | | | |
| t _{PHL} , t _{PLH} | [2] | pulse | < 2 ns | 6 ns | 50 pF | 1 kΩ | open |
| t _{PZH} , t _{PHZ} | [2] | V_{CC} | < 2 ns | 6 ns | 50 pF | 1 kΩ | V _{EE} |
| t _{PZL} , t _{PLZ} | [2] | V _{EE} | < 2 ns | 6 ns | 50 pF | 1 kΩ | V _{CC} |

^[1] $t_r = t_f = 6$ ns; when measuring f_{max} , there is no constraint to t_r and t_f with 50 % duty factor.

For 74HC4052: $V_1 = V_{CC}$ For 74HCT4052: $V_1 = 3 V$

^[2] V_I values:

12 Additional dynamic characteristics

Table 12. Additional dynamic characteristics

Recommended conditions and typical values; GND = 0 V; T_{amb} = 25 °C; C_L = 50 pF.

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

Vos is the output voltage at pins nYn or nZ, whichever is assigned as an output.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-----------------------|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|------|-----|------|
| d _{sin} | sine-wave distortion | f_i = 1 kHz; R_L = 10 kΩ; see <u>Figure 16</u> | | | | | |
| | | V _{is} = 4.0 V (p-p); V _{CC} = 2.25 V; V _{EE} = -2.25 V | | - | 0.04 | - | % |
| | | V_{is} = 8.0 V (p-p); V_{CC} = 4.5 V; V_{EE} = -4.5 V | | - | 0.02 | - | % |
| | | f_i = 10 kHz; R _L = 10 kΩ; see <u>Figure 16</u> | | | | | |
| | | V _{is} = 4.0 V (p-p); V _{CC} = 2.25 V; V _{EE} = -2.25 V | | - | 0.12 | - | % |
| | | V_{is} = 8.0 V (p-p); V_{CC} = 4.5 V; V_{EE} = -4.5 V | | - | 0.06 | - | % |
| α_{iso} | isolation (OFF-state) | R_L = 600 Ω; f_i = 1 MHz; see <u>Figure 17</u> | | | | | |
| | | V _{CC} = 2.25 V; V _{EE} = -2.25 V | [1] | - | -50 | - | dB |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | [1] | - | -50 | - | dB |
| Xtalk | crosstalk | between two switches/multiplexers; R_L = 600 Ω ; f_i = 1 MHz; see Figure 18 | | | | | |
| | | V _{CC} = 2.25 V; V _{EE} = -2.25 V | [1] | - | -60 | - | dB |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | [1] | - | -60 | - | dB |
| V _{ct} | crosstalk voltage | peak-to-peak value; between control and any switch; $R_L = 600~\Omega$; $f_i = 1~MHz$; \overline{E} or Sn square wave between V_{CC} and GND; $t_r = t_f = 6~ns$; see Figure 19 | | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | | - | 110 | - | mV |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | | - | 220 | - | mV |
| f _(-3dB) | -3 dB frequency response | R_L = 50 Ω; see <u>Figure 20</u> | | | | | |
| | | V _{CC} = 2.25 V; V _{EE} = -2.25 V | [2] | - | 170 | - | MHz |
| | | V _{CC} = 4.5 V; V _{EE} = -4.5 V | [2] | - | 180 | - | MHz |

- [1] Adjust input voltage V_{is} to 0 dBm level (0 dBm = 1 mW into 600 Ω). [2] Adjust input voltage V_{is} to 0 dBm level at V_{os} for 1 MHz (0 dBm = 1 mW into 50 Ω).





Figure 16. Test circuit for measuring sine-wave distortion

74HC_HCT4052


All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.




 V_{CC} = 4.5 V; GND = 0 V; V_{EE} = -4.5 V; R_L = 600 Ω ; R_S = 1 k Ω .

a. Test circuit



b. Isolation (OFF-state) as a function of frequency

Figure 17. Test circuit for measuring isolation (OFF-state)



74HC_HCT4052

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.






Figure 19. Test circuit for measuring crosstalk between control input and any switch



 V_{CC} = 4.5 V; GND = 0 V; V_{EE} = -4.5 V; R_L = 50 Ω ; R_S = 1 k Ω .


a. Test circuit



b. Typical frequency response

Figure 20. Test circuit for frequency response

13 Package outline



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

| OUTLINE | REFERENCES | | | EUROPEAN | ISSUE DATE | | |
|----------|------------|--------|-------|----------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE | |
| SOT109-1 | 076E07 | MS-012 | | | | 99-12-27 03-02-19 | |

Figure 21. Package outline SOT109-1 (SO16)

74HC_HCT4052

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved




Figure 22. Package outline SOT338-1 (SSOP16)





Figure 23. Package outline SOT403-1 (TSSOP16)

MO-153

99-12-27

03-02-18

SOT403-1



74HC_HCT4052

14 Abbreviations

Table 13. Abbreviations

| Acronym | Description |
|---------|-----------------------------------------|
| CMOS | Complementary Metal Oxide Semiconductor |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MM | Machine Model |

15 Revision history

Table 14. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | | | | | | |
|-------------------|------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------------|--|--|--|--|--|--|
| 74HC_HCT4052 v.12 | 20171010 | Product data sheet | - | 74HC_HCT4052 v.11 | | | | | | |
| Modifications: | Nexperia. | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. | | | | | | | | |
| 74HC_HCT4052 v.11 | 20160210 | Product data sheet | - | 74HC_HCT4052 v.10 | | | | | | |
| Modifications: | Type numbers 7 | 74HC4052N and 74HCT4052N | (SOT38-4) remove | d. | | | | | | |
| 74HC_HCT4052 v.10 | 20120719 | Product data sheet | - | 74HC_HCT4052 v.9 | | | | | | |
| Modifications: | CDM added to f | eatures. | | | | | | | | |
| 74HC_HCT4052 v.9 | 20111213 | Product data sheet | - | 74HC_HCT4052 v.8 | | | | | | |
| Modifications: | Legal pages up | dated. | | | | | | | | |
| 74HC_HCT4052 v.8 | 20110511 | Product data sheet | - | 74HC_HCT4052 v.7 | | | | | | |
| 74HC_HCT4052 v.7 | 20110112 | Product data sheet | - | 74HC_HCT4052 v.6 | | | | | | |
| 74HC_HCT4052 v.6 | 20100111 | Product data sheet | - | 74HC_HCT4052 v.5 | | | | | | |
| 74HC_HCT4052 v.5 | 20080505 | Product data sheet | - | 74HC_HCT4052 v.4 | | | | | | |
| 74HC_HCT4052 v.4 | 20041111 | Product specification | - | 74HC_HCT4052 v.3 | | | | | | |
| 74HC_HCT4052 v.3 | 20030516 | Product specification | - | 74HC_HCT4052 v.2 | | | | | | |
| 74HC_HCT4052 v.2 | 19901201 | - | - | - | | | | | | |

16 Legal information

16.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2] [3]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support. life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74HC4052; 74HCT4052

Dual 4-channel analog multiplexer/demultiplexer

Contents

| 1 | General description | 1 |
|-----|------------------------------------|----|
| 2 | Features and benefits | 1 |
| 3 | Applications | |
| 4 | Ordering information | |
| 5 | Functional diagram | |
| 6 | Pinning information | |
| 6.1 | Pinning | |
| 6.2 | Pin description | |
| 7 | Functional description | |
| 8 | Limiting values | 5 |
| 9 | Recommended operating conditions | |
| 10 | Static characteristics | |
| 11 | Dynamic characteristics | 13 |
| 12 | Additional dynamic characteristics | |
| 13 | Package outline | |
| 14 | Abbreviations | 25 |
| 15 | Revision history | |
| 16 | I enal information | |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.