Raspberry Pi | PCN 28 - A4 stepping Product Change Notice



RP2350

PCN 28 – A4 stepping

# Colophon

© 2022-2025 Raspberry Pi Ltd

This documentation is licensed under a Creative Commons Attribution-NoDerivatives 4.0 International (CC BY-ND).

Release	2
Build date	29/07/2025
Build version	4e2074f7acf9-dirty

#### Legal disclaimer notice

TECHNICAL AND RELIABILITY DATA FOR RASPBERRY PI PRODUCTS (INCLUDING DATASHEETS) AS MODIFIED FROM TIME TO TIME ("RESOURCES") ARE PROVIDED BY RASPBERRY PI LTD ("RPL") "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW IN NO EVENT SHALL RPL BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THE RESOURCES, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

RPL reserves the right to make any enhancements, improvements, corrections or any other modifications to the RESOURCES or any products described in them at any time and without further notice.

The RESOURCES are intended for skilled users with suitable levels of design knowledge. Users are solely responsible for their selection and use of the RESOURCES and any application of the products described in them. User agrees to indemnify and hold RPL harmless against all liabilities, costs, damages or other losses arising out of their use of the RESOURCES.

RPL grants users permission to use the RESOURCES solely in conjunction with the Raspberry Pi products. All other use of the RESOURCES is prohibited. No licence is granted to any other RPL or other third party intellectual property right.

HIGH RISK ACTIVITIES. Raspberry Pi products are not designed, manufactured or intended for use in hazardous environments requiring fail safe performance, such as in the operation of nuclear facilities, aircraft navigation or communication systems, air traffic control, weapons systems or safety-critical applications (including life support systems and other medical devices), in which the failure of the products could lead directly to death, personal injury or severe physical or environmental damage ("High Risk Activities"). RPL specifically disclaims any express or implied warranty of fitness for High Risk Activities and accepts no liability for use or inclusions of Raspberry Pi products in High Risk Activities.

Raspberry Pi products are provided subject to RPL's Standard Terms. RPL's provision of the RESOURCES does not expand or otherwise modify RPL's Standard Terms including but not limited to the disclaimers and warranties expressed in them.

Colophon 2

## **Document version history**

Release	Date	Description
1	1 Jun 2025	Initial release
2	29 Jul 2025	Update to errata section

Colophon 1

# **Product Change Notification**

#### **Notification ID**

28

#### **Notification date**

1 June 2025

#### **Title**

Update of RP2350 silicon to A4 stepping.

#### **Products Affected**

RP2350A, RP2350B.

## **Reason for Change**

Mass production variant of RP2350A/B moving to A4 stepping including fixes for various errata.

### **Stepping history**

Α0

Internal development

**A**1

Internal development

**A2** 

Early production

A3

Internal development, fixes for various errata, limited production

**A4** 

Some small user-invisible changes to the boot ROM for further security hardening

### **Change Description**

Please refer to the RP2350 datasheet (Appendix C), available on the Raspberry Pi website, for full descriptions of these errata.

The following errata are fixed/mitigated.

Errata	Status	Step	Notes
3	Fixed	А3	In the QFN-60 package, GPIO_NSMASK controls the wrong PADS registers.
9	Fixed	А3	Increased leakage current on Bank 0 GPIO when pad input is enabled.
10	Fixed	А3	UF2 drag-and-drop doesn't work with partition tables.

Errata	Status	Step	Notes
12	Mitigated	A3	Inadequate synchronisation of USB status signals.
13	Fixed	A3	A binary containing an explicitly invalid IMAGE_DEF followed by a valid IMAGE_DEF (in that order) fails to boot.
14	Fixed	A3	The bootrom connect_internal_flash() function always uses pin 0, ignoring any configured FLASH_DEVINFO CS1 chip select n.
15	Fixed	А3	The bootrom otp_access() function applies incorrect access permission to pages 62 and 63.
16	Mitigated	А3	USB_OTP_VDD disruption can cause corrupt OTP row read data.
18	Fixed	A4	The RP2350 forever fails to boot if FLASH_PARTITION_SLOT_SIZE contains an invalid ECC bit pattern.
19	Fixed	А3	RP2350 reboot halts if certain bits are set in FRCE_OFF when rebooting.
20	Mitigated	A3	An attacker with physical access to the chip and the ability to physically "glitch" the CPU at precise times, could use unsigned code execution on a secured RP2350 by targeting legitimate non-Secure calls to the bootrom reboot() function.
21	Mitigated	A3	An attacker with physical access to the chip, and the ability to physically "glitch" the CPU at precise times, could potentially extract sensitive data from OTP on a RP2350 in BOOTSEL mode.
22	Fixed	А3	Parsing a malformed lollipop block loop causes the system to halt rather than fail.
23	Fixed	А3	PICOBOOT GET_INFO command always returns zero for PACKAGE_SEL .
24	Mitigated	A4	An attacker with physical access to the chip, moderate hardware, and the ability to physically "glitch" the CPU at precise times, could cause unsigned code execution on a secured RP2350.
25	Fixed	A4	LOAD_MAP that uses non-word sizes previously didn't cause an error. The bootrom now correctly rejects these structures.
26	Mitigated	А3	RCP random delays can create a side-channel. These delays are disabled in the bootrom.

The following features have been updated:

- The reset state of the following clock configuration registers have been updated:
  - ROSC: FREQA.DS0\_RANDOM and FREQA.DS1\_RANDOM from 0 to 1, enabling randomisation of first two drive stages.
  - CLOCKS: CLK\_SYS\_CTRL.SRC from 0 to 1 (select AUX source).
  - CLOCKS: CLK\_SYS\_CTRL.AUXSRC from 0 to 2 (select ROSC as AUX source).
- Update the early boot path to change the clk\_ref divider from 1 to 5, and the ROSC divider from 8 to 2.
  - Together with the register reset state changes, this increases the boot clk\_sys frequency by a factor of 4, to approximately 48 MHz.
  - These changes reduce boot time and fault injection susceptibility.
  - These changes apply for all boot outcomes, including watchdog and POWMAN vector boot.

### Mechanical (Form, Fit, Function) Changes

None

#### **Electrical**

Errata 9 has been fixed, so any external circuitry used to work around this issue may need to be reviewed.

## **Software/Firmware Changes Required**

Use version 2.1 or newer of the Pico SDK.

### **Transition Date(s)**

Mass production will move to A4 in July 2025 and all other variants are now EOL.

### **Identification Method to Distinguish Change**

The new product can be distinguished by examination of the chip. The part number printed on the top of the device will have the suffix A4 , as shown in the image below.



#### **Contact Details for more information**

Please contact applications@raspberrypi.com if you have any queries about this PCN.

Web: www.raspberrypi.com



Raspberry Pi is a trademark of Raspberry Pi Ltd