

# L6498

### High voltage high and low-side 2 A gate driver

#### Datasheet - production data



### **Features**

- Transient withstand voltage 600 V
- dV/dt immunity ± 50 V/ns in full temperature range
- Driver current capability:
  - 2 A source typ. at 25 °C
  - 2.5 A sink typ. at 25 °C
- Short propagation delay: 85 ns
- Switching times 25 ns rise/fall with 1 nF load
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Integrated bootstrap diode
- Interlocking function
- UVLO on both high-side and low-side sections
- Compact and simplified layout
- Bill of material reduction
- Flexible, easy and fast design

### Applications

- Motor driver for home appliances, factory automation, industrial drives and fans
- HID ballasts
- Power supply units
- DC-DC converters
- Induction heating
- Wireless chargers
- Industrial inverters
- UPS
- Welding

#### September 2017

DocID030318 Rev 3

### Description

The L6498 is a high voltage device manufactured with the BCD6 "OFF-LINE" technology. It is a single chip half-bridge gate driver for the N-channel power MOSFET or IGBT.

The high-side (floating) section is designed to stand a DC voltage rail up to 500 V, with 600 V transient withstand voltage. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing control units such as microcontrollers or DSP.

Both device outputs can sink 2.5 A and source 2 A, making the L6498 particularly suited for medium and high capacity power MOSFETs\IGBTs.

The outputs cannot be simultaneously driven high thanks to an integrated interlocking function.

The independent UVLO protection circuits present on both the lower and upper driving sections prevent the power switches from being operated in low efficiency or dangerous conditions.

The integrated bootstrap diode as well as all of the integrated features of this driver make the application PCB design simpler and more compact, and help to reduce the overall bill of material.

This is information on a product in full production.

1/20

# Contents

1	Block diagrams					
2	Pin description and connection diagram4					
3	Electrical data					
	3.1 Absolute maximum ratings 5					
	3.2 Thermal data					
	3.3 Recommended operating conditions					
4	Electrical characteristics					
5	Truth table					
6	Typical application diagram 10					
7	Bootstrap driver					
	C <sub>BOOT</sub> selection and charging 12					
8	Package information					
	8.1 SO-8 package information 15					
	8.2 SO-14 package information 17					
9	Ordering information					
10	Revision history					





# 1 Block diagrams



Figure 1. Block diagram SO-8

Figure 2. Block diagram SO-14





DocID030318 Rev 3

# 2 Pin description and connection diagram



### Figure 4. Pin connection SO-14 (top view)



#### Table 1. Pin description

Pi	n no.	Pin name	Туро	Function
SO-8	SO-14	Fiirnaine	Туре	Function
1	1	HIN	I	High-side driver logic input (active high)
2	2	LIN	I	Low-side driver logic input (active high)
3	-	GND	Р	Device ground
4	6	LVG <sup>(1)</sup>	0	Low-side driver output
5	7	VCC	Р	Lower section supply voltage
6	11	OUT	Р	High-side (floating) common voltage
7	12	HVG <sup>(1)</sup>	0	High-side driver output
8	13	BOOT	Р	Bootstrapped supply voltage
-	3	SGND	Р	Signal ground
-	5	PGND	Р	Power ground
-	4, 8, 9, 10, 14	NC	-	Not connected

 The circuit guarantees less than 1 V on the LVG and HVG pins (at I<sub>sink</sub> = 10 mA), with V<sub>CC</sub> > 3 V. This allows omitting the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low.

# 3 Electrical data

### 3.1 Absolute maximum ratings

Symbol	Parameter	Va	Unit				
Symbol	Falameter	Min.	Max.				
V <sub>CC</sub>	Supply voltage	-0.3	21	V			
V <sub>PGND</sub>	Low-side driver ground	V <sub>CC</sub> - 21	V <sub>CC</sub> + 0.3	V			
V <sub>OUT</sub>	Output voltage	V <sub>BOOT</sub> - 21	V <sub>BOOT</sub> + 0.3	V			
M	Boot DC voltage		500	V			
V <sub>BOOT</sub>	Boot transient withstand voltage (T <sub>pulse</sub> < 1 ms)	-	620	V			
V <sub>hvg</sub>	High-side gate output voltage	V <sub>OUT</sub> - 0.3	V <sub>BOOT</sub> + 0.3	V			
V <sub>lvg</sub>	Low-side gate output voltage	(P)GND - 0.3	V <sub>CC</sub> + 0.3	V			
Vi	Logic input pins voltage	-0.3	15	V			
dV <sub>OUT</sub> /dt	Allowed output slew rate	-	50	V/ns			
P <sub>TOT</sub>	Total power dissipation ( $T_A = 25 \text{ °C}$ ) SO-14	-	1	W			
TJ	Junction temperature	-	150	°C			
T <sub>stg</sub>	Storage temperature	-50	150	°C			
ESD	Human body model	2	2	kV			

### Table 2. Absolute maximum ratings<sup>(1)</sup>

1. Each voltage referred to GND\SGND unless otherwise specified.

### 3.2 Thermal data

#### Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit
Б	Thermal resistance junction to ambient	SO-8	185	°C/W
R <sub>th(JA)</sub>		SO-14	120	C/W



Symbol	Pin	Parameter	Test condition	Min.	Max.	Unit
V <sub>CC</sub>	VCC	Supply voltage	-	10	20	V
V <sub>PS</sub> <sup>(1)</sup>	SGND - PGND	Low-side driver ground	-	-5	+5	V
V <sub>BO</sub> <sup>(2)</sup>	BOOT - OUT	Floating supply voltage	-	9.3	20	V
M	OUT	DC output voltage	-	- 9 <sup>(3)</sup>	480	V
V <sub>OUT</sub>	001	OUT transient withstand voltage	T <sub>pulse</sub> < 1 ms	-	600	V
f <sub>SW</sub>	-	Maximum switching frequency	HVG, LVG load C <sub>L</sub> = 1 nF	-	800	kHz
Τ <sub>J</sub>	-	Junction temperature	-	-40	125	°C
T <sub>A</sub>	-	Ambient temperature <sup>(4)</sup>	-	-40	125	°C

1.  $V_{PS} = V_{PGND} - SGND$ .

2.  $V_{BO} = V_{BOOT} - V_{OUT}$ .

3. LVG off. V<sub>CC</sub> = 12.5 V. Logic is operational if V<sub>BOOT</sub> > 5 V.

4. Maximum ambient temperature is actually limited by  $T_J$ .

#### L6498

#### **Electrical characteristics** 4

Table 5. Electrical characteristics (V <sub>CC</sub> = 15 V; T <sub>J</sub> = +25 °C; PGND = SGND							
Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
Low-side s	ection suppl	у					
V <sub>CC_hys</sub>		V <sub>CC</sub> UV hysteresis	-	0.5	0.6	0.72	V
$V_{CC\_thON}$		V <sub>CC</sub> UV turn ON threshold	-	8.7	9.3	9.8	V
$V_{CC\_thOFF}$	VCC vs.	V <sub>CC</sub> UV turn OFF threshold	-	8.2	8.7	9.2	V
I <sub>QCCU</sub>	(S)GND	Undervoltage quiescent supply current	V <sub>CC</sub> = 7 V LIN = GND; HIN = GND	-	160	210	μA
I <sub>QCC</sub>		Quiescent current	V <sub>CC</sub> = 15 V LIN = 5 V; HIN = GND	-	340	480	μA
High-side f	loating secti	on supply <sup>(1)</sup>				•	
V <sub>BO_hys</sub>		V <sub>BO</sub> UV hysteresis	-	0.48	0.6	0.7	V
V <sub>BO_thON</sub>		V <sub>BO</sub> UV turn ON threshold	-	8.0	8.6	9.1	V
$V_{BO_{thOFF}}$	BOOT vs.	V <sub>BO</sub> UV turn OFF threshold	-	7.5	8.0	8.5	V
I <sub>QBOU</sub>	OUT	Undervoltage V <sub>BO</sub> quiescent current	V <sub>BO</sub> = 7 V LIN = GND; HIN = 5 V	-	20	30	μA
I <sub>QBO</sub>		V <sub>BO</sub> quiescent current	V <sub>BO</sub> = 15 V LIN = GND; HIN = 5 V	-	90	120	μA
I <sub>LK</sub>	-	High voltage leakage current	$V_{hvg} = V_{OUT} = V_{BOOT} = 600 V$	-	-	8	μA
R <sub>DS(on)</sub>	-	Bootstrap diode on resistance <sup>(2)</sup>	-	-	175	-	Ω
Output driv	ing buffers						
I <sub>so</sub>		High/low-side source short- circuit current	LVG/HVG ON T <sub>J</sub> = 25 °C	1.7	2	-	A
			Full temperature range	1.4	-	-	А
I <sub>si</sub>	LVG, HVG	High/low-side sink short-circuit current	LVG/HVG ON T <sub>J</sub> = 25 °C	2	2.5	-	А
-		current	Full temperature range	1.55	-	-	А
Logic input	s						
V <sub>il</sub>	LIN, HIN	Low level logic threshold voltage	-	0.95	-	1.45	v
V <sub>ih</sub>	vs. (S)GND	High level logic threshold voltage	-	2	-	2.5	V
I <sub>HINh</sub>	HIN vs.	HIN logic "1" input bias current	HIN = 15 V	120	200	260	μA
I <sub>HINI</sub>	(S)GND	HIN logic "0" input bias current	HIN = 0 V	-	-	1	μA
I <sub>LINI</sub>	LIN vs.	LIN logic "1" input bias current	LIN = 15 V	120	200	260	μA
I <sub>LINh</sub>	(S)GND	LIN logic "0" input bias current	LIN = 0 V	-	-	1	μA



Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
R <sub>PD</sub>	LIN, HIN vs. (S)GND	Logic inputs pull-down resistor	-	58	75	125	kΩ
Dynamic cł	naracteristic	s (see <i>Figure 5</i> )					
t <sub>on</sub>	HIN vs. HVG;	High/low-side driver turn-on propagation delay	V <sub>OUT</sub> = 0 V; V <sub>BOOT</sub> = V <sub>CC</sub> ;	-	85	120	ns
t <sub>off</sub>	LIN vs. LVG	High/low-side driver turn-off propagation delay	C <sub>L</sub> = 1 nF; V <sub>i</sub> = 0 to 3.3 V	-	85	120	ns
МТ	-	Delay matching, HS and LS turn-on/off <sup>(3)</sup>	-	-	-	30	ns
t <sub>r</sub>	LVG, HVG	Rise time	C <sub>L</sub> = 1 nF	-	25	-	ns
t <sub>f</sub>	200,1100	Fall time	C <sub>L</sub> = 1 nF	-	25	-	ns

#### Table 5. Electrical characteristics (V<sub>CC</sub> = 15 V; T<sub>J</sub> = +25 °C; PGND = SGND (continued)

1.  $V_{BO} = V_{BOOT} - V_{OUT}$ .

2.  $R_{\text{DSON}}$  is tested in the following way:  $R_{\text{DSON}} = [(V_{\text{CC}} - V_{\text{BOOT}1}) - (V_{\text{CC}} - V_{\text{BOOT}2})] / [I_1 (V_{\text{CC}}, V_{\text{BOOT}1}) - I_2 (V_{\text{CC}}, V_{\text{BOOT}2})]$ where  $I_1$  is BOOT pin current when  $V_{\text{BOOT}} = V_{\text{BOOT}1}$ ,  $I_2$  when  $V_{\text{BOOT}} = V_{\text{BOOT}2}$ .

3. MT = max. ( $|t_{on} (LVG) - t_{off} (LVG)|$ ,  $|t_{on} (HVG) - t_{off} (HVG)|$ ,  $|t_{off} (LVG) - t_{on} (HVG)|$ ,  $|t_{off} (HVG) - t_{on} (LVG)|$ ).



#### Figure 5. Timing



# 5 Truth table

Inj	put	Out	tput		
LIN	HIN	LVG	HVG		
L	L	L	L		
L	Н	L	Н		
Н	L	Н	L		
Н	Н	L <sup>(1)</sup>	L <sup>(1)</sup>		

#### Table 6. Truth table

1. Interlocking function.



# 6 Typical application diagram





#### Figure 7. Suggested PCB layout (SO-8)







### Figure 8. Suggested PCB layout (SO-14)



### 7 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is usually accomplished by a high voltage fast recovery diode (*Figure 9*). In the L6498 an integrated structure replaces the external diode.

### C<sub>BOOT</sub> selection and charging

To choose the proper  $C_{BOOT}$  value the external MOS can be seen as an equivalent capacitor. This capacitor  $C_{EXT}$  is related to the MOS total gate charge:

#### **Equation 1**

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors  $C_{\text{EXT}}$  and  $C_{\text{BOOT}}$  is proportional to the cyclical voltage loss. It has to be:

#### **Equation 2**

if Q<sub>qate</sub> is 30 nC and V<sub>qate</sub> is 10 V, C<sub>EXT</sub> is 3 nF. With C<sub>BOOT</sub> = 100 nF the drop is 300 mV.

If HVG has to be supplied for a long time, the  $C_{BOOT}$  selection has also to take into account the leakage and quiescent losses.

HVG steady-state consumption is lower than 120  $\mu$ A, so if HVG T<sub>ON</sub> is 5 ms, C<sub>BOOT</sub> has to supply 0.6  $\mu$ C. This charge on a 1  $\mu$ F capacitor means a voltage drop of 0.6 V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has great leakage current).

This structure can work only if  $V_{OUT}$  is close to SGND (or lower) and in the meanwhile the LVG is on. The charging time ( $T_{charge}$ ) of the  $C_{BOOT}$  is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS  $R_{DS(on)}$  (typical value: 175  $\Omega$ ). At low frequency this drop can be neglected. Anyway, the rise of frequency has to take into account.

The following equation is useful to compute the drop on the bootstrap DMOS:

#### **Equation 3**

$$V_{drop} = I_{charge} R_{DS(on)} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}} R_{DS(on)}$$

where  $Q_{gate}$  is the gate charge of the external power MOS,  $R_{DS(on)}$  is the on resistance of the bootstrap DMOS and  $T_{charge}$  is the charging time of the bootstrap capacitor.



For example: using a power MOS with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the  $T_{charge}$  is 5  $\mu s.$  In fact:

#### **Equation 4**

$$V_{drop} = \frac{30nC}{5\mu s} \cdot 175\Omega \sim 1V$$

 $V_{drop}$  has to be taken into account when the voltage drop on  $C_{BOOT}$  is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.







# 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## 8.1 SO-8 package information





#### Table 7. SO-8 package mechanical data

Symbol		Dimensions (mm)		Nataa
Symbol	Min.	Тур.	Max.	– Notes
A	-	-	1.75	-
A1	0.10	-	0.25	-
A2	1.25	-	-	-
b	0.28	-	0.48	-
с	0.17	-	0.23	-
D	4.80	4.90	5.00	-
E	5.80	6.00	6.20	-
E1	3.80	3.90	4.00	-
e	-	1.27	-	-
h	0.25	-	0.50	-
L	0.40	-	1.27	-
L1	-	1.04	-	-
k	0	-	8	Degrees
CCC	-	-	0.10	-







# 8.2 SO-14 package information



### Figure 12. SO-14 package outline

#### Table 8. SO-14 package mechanical data

Ormshall		Dimensions (mm)	
Symbol	Min.	Тур.	Max.
А	1.35	-	1.75
A1	0.10	-	0.25
A2	1.10	-	1.65
В	0.33	-	0.51
С	0.19	-	0.25
D	8.55	-	8.75
E	3.80	-	4.00
е	-	1.27	-
Н	5.80	-	6.20
h	0	-	-
25	-	0.50	-
L	0.40	-	1.27
k	0	-	8
ddd	-	-	0.10







# 9 Ordering information

Table 5. Device Summary		
Order code	Package	Packaging
L6498D	SO-8	Tube
L6498DTR	SO-8	Tape and reel
L6498LD	SO-14	Tube
L6498LDTR	SO-14	Tape and reel

Table 9. Device summary

# 10 Revision history

Date	Revision	Changes
08-Feb-2017	1	Initial release.
26-Apr-2017	2	Updated <i>Table 5 on page 7</i> (replaced "I <sub>NR_PD</sub> " by "R <sub>PD</sub> ", added Test condition to "t <sub>off</sub> "). Updated order codes in <i>Table 9 on page 19</i> . Minor modifications throughout document.
13-Sep-2017	3	Updated <i>Table 4 on page 6</i> (added T <sub>A</sub> symbol and note 4.).



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

DocID030318 Rev 3

