


High voltage high and low-side 4 A gate driver

Datasheet - production data



Features

- High voltage rail up to 600 V
- dV/dt immunity ± 50 V/ns in full temperature range
- Driver current capability: 4 A source/sink
- · Switching times 15 ns rise/fall with 1 nF load
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- · Integrated bootstrap diode
- Comparator for fault protections
- Smart shutdown function
- Adjustable deadtime
- Interlocking function
- · Compact and simplified layout
- Bill of material reduction
- · Effective fault protection
- Flexible, easy and fast design

Applications

- Motor driver for home appliances, factory automation, industrial drives and fans
- HID ballasts
- Power supply unit
- Induction heating
- Wireless chargers
- Industrial inverters
- UPS

Description

The L6491 is a high voltage device manufactured with the BCD6 "OFF-LINE" technology. It is a single-chip half-bridge gate driver for N-channel power MOSFET or IGBT.

The high-side (floating) section is designed to stand a voltage rail up to 600 V. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing microcontroller/DSP.

An integrated comparator is available for fast protection against overcurrent, overtemperature, etc.

Table 1. Device summary

| Order code | Package | Packaging |
|------------|---------|---------------|
| L6491D | SO-14 | Tube |
| L6491DTR | SO-14 | Tape and reel |

Contents L6491

Contents

| 1 | Block diagram 3 | | | | | |
|----|---------------------|--------------------------------------|----|--|--|--|
| 2 | Pin o | connection | 4 | | | |
| 3 | Trutl | າ table | 5 | | | |
| 4 | Elec | trical data | 6 | | | |
| | 4.1 | Absolute maximum ratings | 6 | | | |
| | 4.2 | Thermal data | 6 | | | |
| | 4.3 | Recommended operating conditions | 7 | | | |
| 5 | Elec | trical characteristics | 8 | | | |
| | 5.1 | AC operation | 8 | | | |
| | 5.2 | DC operation | 11 | | | |
| 6 | Wav | eform definitions1 | 14 | | | |
| 7 | Sma | rt shutdown function | 15 | | | |
| 8 | Турі | cal application diagram | 17 | | | |
| 9 | Boot | strap driver | 18 | | | |
| | C _{BOC} | _{oT} selection and charging | 18 | | | |
| 10 | Package information | | | | | |
| 11 | Revi | sion history | 23 | | | |



L6491 Block diagram

1 Block diagram

BOOTSTRAP DRIVER FLOATING STRUCTURE VCC воот UV DETECTION UV DETECTION HVG I DRIVER HVG 13 HIN LEVEL SHIFTER LOGIC SHOOT THROUGH PREVENTION 1 12 OUT LIN LVG DRIVER LVG SD/OD PGND SMART SD CP+ 10 **COMPARATOR** CP-DT DEADTIME SGND PGND

Figure 1. Block diagram

Pin connection L6491

2 Pin connection

Figure 2. Pin connection (top view)




Table 2. Pin description

| Pin number | Pin name | Туре | Function |
|---------------|----------------------|------|--|
| 1 | LIN | I | Low-side driver logic input (active low) |
| 2 | SD/OD ⁽¹⁾ | I/O | Shutdown logic input (active low)/open-drain comparator output |
| 3 | HIN | I | High-side driver logic input (active high) |
| 4 | VCC | Р | Lower section supply voltage |
| 5 | DT | I | Deadtime setting |
| 6 | SGND | Р | Signal ground |
| 7 | PGND | Р | Power ground |
| 8 | LVG ⁽¹⁾ | 0 | Low-side driver output |
| 9 | CP- | I | Comparator negative input |
| 10 | CP+ | I | Comparator positive input |
| 11 | NC | | Not connected |
| 12 | OUT | Р | High-side (floating) common voltage |
| 13 | HVG ⁽¹⁾ | 0 | High-side driver output |
| 14 | BOOT | Р | Bootstrapped supply voltage |

The circuit guarantees less than 1 V on the LVG and HVG pins (at I_{sink} = 10 mA), with V_{CC} > 3 V. This
allows omitting the "bleeder" resistor connected between the gate and the source of the external MOSFET
normally used to hold the pin low.
When the SD is set low, gate driver outputs are forced low and assure low impedance.

577

L6491 Truth table

3 Truth table

Table 3. Truth table

| | Input | Output | | |
|----|------------------|------------------|-----|-----|
| SD | LIN | HIN | LVG | HVG |
| L | X ⁽¹⁾ | X ⁽¹⁾ | L | L |
| Н | Н | L | L | L |
| Н | L | Н | L | L |
| Н | L | L | Н | L |
| Н | Н | Н | L | Н |

^{1.} X: don't care.

Electrical data L6491

4 Electrical data

4.1 Absolute maximum ratings

Table 4. Absolute maximum ratings⁽¹⁾

| Cumb al | Downwoodou | Val | l Ini4 | |
|------------------------|--|------------------------|-------------------------|----------|
| Symbol | Parameter | Min. | Max. | Unit |
| VCC | Supply voltage | -0.3 | 21 | V |
| V _{PGND} | Low-side driver ground | VCC - 21 | VCC + 0.3 | ٧ |
| V _{out} | Output voltage | V _{boot} - 21 | V _{boot} + 0.3 | V |
| V _{boot} | Bootstrap voltage | -0.3 | 620 | ٧ |
| V_{hvg} | High-side gate output voltage | V _{out} - 0.3 | V _{boot} + 0.3 | V |
| V _{Ivg} | Low-side gate output voltage | PGND - 0.3 | V _{CC} + 0.3 | ٧ |
| V _{cp-} | Comparator negative input voltage ⁽²⁾ | -0.3 | 5.5 | ٧ |
| V _{cp+} | Comparator positive input voltage ⁽²⁾ | -0.3 | 5.5 | V |
| Vi | Logic input voltage | -0.3 | 15 | ٧ |
| V _{OD} | Open-drain voltage | -0.3 | 15 | V |
| dv _{out} / dt | Allowed output slew rate | | 50 | V/ns |
| P _{tot} | Total power dissipation (T _A = 25 °C) | | 1.0 | W |
| T _J | Junction temperature | | 150 | °C |
| T _{stg} | Storage temperature | -50 150 | | °C |
| ESD | Human body model | 2 | kV | |

^{1.} Each voltage referred to SGND unless otherwise specified.

4.2 Thermal data

Table 5. Thermal data

| Sy | mbol | Parameter | SO-14 | Unit |
|----|--------|--|-------|------|
| R | th(JA) | Thermal resistance junction to ambient | 120 | °C/W |

^{2.} Spikes up to 20 V can be tolerated if the duration is shorter than 50 ns (f_{SW} = 120 kHz).

L6491 Electrical data

4.3 Recommended operating conditions

Table 6. Recommended operating conditions

| Symbol | Pin | Parameter | Test conditions | Min. | Max. | Unit |
|--------------------------------|---------|---------------------------------------|-------------------------------------|--------------------|------------------|------|
| VCC | 4 | Supply voltage | | 10 | 20 | V |
| V _{PS} ⁽¹⁾ | 7 - 6 | Low-side driver ground | | -1.5 | +1.5 | V |
| V _{BO} ⁽²⁾ | 14 - 12 | Floating supply voltage | | 9.3 | 20 | V |
| V _{out} | 12 | DC output voltage | | - 9 ⁽³⁾ | 580 | V |
| V _{CP-} | 9 | Comparator negative input pin voltage | $V_{CP+} \le 2.5 \text{ V}$ | | 5 ⁽⁴⁾ | V |
| V _{CP+} | 10 | Comparator positive input pin voltage | V _{CP-} ≤ 2.5 V | | 5 ⁽⁴⁾ | V |
| f _{sw} | | Switching frequency | HVG, LVG load C _L = 1 nF | | 800 | kHz |
| T _J | | Junction temperature | | -40 | 125 | °C |

^{1.} $V_{PS} = V_{PGND} - SGND$.

^{2.} $V_{BO} = V_{boot} - V_{out}$.

^{3.} LVG off. V_{CC} = 12.5 V. Logic is operational if $V_{boot} > 5$ V.

^{4.} At least one of the comparator's inputs must be lower than 2.5 V to guarantee proper operation.

Electrical characteristics L6491

5 Electrical characteristics

5.1 AC operation

Table 7. AC operation electrical characteristics (VCC = 15 V; PGND = SGND; T_J = +25 °C)

| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------|----------------|--|--|------|------|------|------|
| t _{on} | 1 vs. 8 | High/low-side driver turn-on propagation delay | OUT = 0 V | | 85 | 120 | ns |
| t _{off} | 3 vs 13 | High/low-side driver turn-off propagation delay | BOOT = VCC C _L = 1 nF V _i = 0 to 3.3 V | | 85 | 120 | ns |
| t _{sd} | 2 vs. 8, 13 | Shutdown to high/low-side driver propagation delay | see Figure 3 | | 85 | 120 | ns |
| t _{isd} | | Comparator triggering to high/low-side driver turn-off propagation delay | Measured applying a voltage step from 0 V to 3.3 V to pin CP+; CP- = 0.5 V | | 175 | 220 | ns |
| MT | | Delay matching, HS and LS turn-on/off ⁽¹⁾ | | | | 30 | ns |
| | | D 10 | $R_{DT} = 0 \Omega$, $C_L = 1 nF$ | 0.12 | 0.18 | 0.24 | μs |
| DT | 5 | Deadtime setting range see <i>Figure 4</i> | R_{DT} = 100 k Ω , C_L = 1 nF, C_{DT} = 100 nF | 1.2 | 1.4 | 1.6 | μs |
| | | oco i iguiro i | R_{DT} = 200 k Ω , C_L = 1 nF, C_{DT} = 100 nF | 2.2 | 2.6 | 3 | μs |
| | | | $R_{DT} = 0 \Omega$, $C_L = 1 nF$ | | | 50 | ns |
| MDT | | Matching deadtime ⁽²⁾ | R_{DT} = 100 k Ω , C_L = 1 nF, C_{DT} = 100 nF | | | 165 | ns |
| | | | R_{DT} = 200 k Ω , C_L = 1 nF, C_{DT} = 100 nF | | | 260 | ns |
| t _r | 8,13 | Rise time | C _L = 1 nF | | 15 | 40 | ns |
| t _f | 0,13 | Fall time | C _L = 1 nF | | 15 | 40 | ns |

 $^{1. \}quad \mathsf{MT} = \mathsf{max}. \ (|\mathsf{t}_{\mathsf{on}(\mathsf{LVG})} - \mathsf{t}_{\mathsf{off}(\mathsf{LVG})}|, \ |\mathsf{t}_{\mathsf{on}(\mathsf{HVG})} - \mathsf{t}_{\mathsf{off}(\mathsf{HVG})}|, \ |\mathsf{t}_{\mathsf{off}(\mathsf{LVG})} - \mathsf{t}_{\mathsf{on}(\mathsf{HVG})}|, \ |\mathsf{t}_{\mathsf{off}(\mathsf{HVG})} - \mathsf{t}_{\mathsf{on}(\mathsf{LVG})}|).$

^{2.} MDT = $|DT_{LH} - DT_{HL}|$ (see Figure 5 on page 14).

50% 50% LIN 90% 90% 10% 10% LVG t_{on} $\mathsf{t}_{\mathsf{off}}$ 50% HIN 90% 90% 10% 10% HVG t_{on} t_{off} 50% SD 90% LVG/HVG 10% $t_{\sf sd}$ AM03279

Figure 3. Timing

Electrical characteristics L6491




Figure 4. Typical deadtime vs. DT resistor value

5.2 DC operation

Table 8. DC operation electrical characteristics (VCC = 15 V; PGND = SGND; T_J = + 25 °C)

| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------|--------|--|---|------|------|------|------|
| V _{cc_hys} | | VCC UV hysteresis | | 0.5 | 0.6 | 0.72 | V |
| V _{cc_thON} | | VCC UV turn-ON threshold | | 8.7 | 9.3 | 9.8 | V |
| V _{cc_thOFF} | | VCC UV turn-OFF threshold | | 8.2 | 8.7 | 9.2 | V |
| I _{qccu} | 4 | Undervoltage quiescent supply current | $VCC = 8 V$ $\overline{SD} = 5 V; \overline{LIN} = 5 V;$ $HIN = SGND;$ $R_{DT} = 0 \Omega;$ $CP+ = SGND; CP- = 5 V$ | | 160 | 210 | μΑ |
| I _{qcc} | | Quiescent current | $VCC = 15 V$ $\overline{SD} = 5 V$; $\overline{LIN} = 5 V$; $HIN = SGND$; $R_{DT} = 0 Ω$; $CP+ = SGND$; $CP- = 5 V$ | | 540 | 700 | μΑ |
| Bootstrapp | ed sup | oly voltage section ⁽¹⁾ | | | | | |
| V _{BO_hys} | | V _{BO} UV hysteresis | | 0.48 | 0.6 | 0.7 | V |
| V _{BO_thON} | | V _{BO} UV turn-ON threshold | | 8 | 8.6 | 9.1 | V |
| V _{BO_thOFF} | | V _{BO} UV turn-OFF threshold | | 7.5 | 8.0 | 8.5 | V |
| I _{QBOU} | 14-12 | Undervoltage V _{BO} quiescent current | $\begin{aligned} & \text{VCC} = \text{V}_{\text{BO}} = 7 \text{ V} \\ & \overline{\text{SD}} = 5 \text{ V}; \overline{\text{LIN}} \text{ and} \\ & \text{HIN} = 5 \text{ V}; \\ & \text{R}_{\text{DT}} = 0 \Omega; \\ & \text{CP+} = \text{SGND}; \text{CP-} = 5 \text{ V} \end{aligned}$ | | 20 | 30 | μΑ |
| I _{QBO} | | V _{BO} quiescent current | V_{BO} = 15 V \overline{SD} = 5 V; \overline{LIN} and HIN = 5 V; R_{DT} = 0 Ω ; CP+ = SGND; $CP-$ = 5 V | | 90 | 120 | μΑ |
| I _{LK} | | High voltage leakage current | BOOT = HVG = OUT = 600 V | | | 8 | μΑ |
| R _{DS(on)} | | Bootstrap driver on resistance ⁽²⁾ | | | 175 | | Ω |

Electrical characteristics L6491

Table 8. DC operation electrical characteristics (VCC = 15 V; PGND = SGND; T_J = + 25 °C) (continued)

| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-------------------|----------|------------------------------------|---|------|------|------|------|
| Driving buf | fer sect | ion | | | | | |
| I _{so} | | High/low-side source peak | LVG/HVG ON T _J = 25 °C | 3.5 | 4 | | Α |
| | 0 12 | Current | Full temperature range | 2.5 | | | Α |
| l _{si} | 8, 13 | High/low-side sink peak | LVG/HVG OFF T _J = 25 °C | 3.5 | 4 | | Α |
| | | Current | Full temperature range | 2.5 | | | Α |
| Logic input | ts | | | • | | | |
| V _{il} | | Low level logic threshold | | 0.95 | | 1.45 | V |
| V_{ih} | 1, 2, 3 | High level logic threshold voltage | | 2 | | 2.5 | V |
| V _{SSD} | 2 | SmartSD unlatch threshold | | | | 0.8 | V |
| V_{il_S} | 1, 3 | Single input voltage | LIN and HIN connected together and floating | | | 0.8 | V |
| I _{HINh} | 3 | HIN logic "1" input bias current | HIN = 15 V | 120 | 200 | 260 | μΑ |
| I _{HINI} | | HIN logic "0" input bias current | HIN = 0 V | | | 1 | μΑ |
| I _{LINI} | 1 | LIN logic "0" input bias current | LIN = 0 V | 5 | 10 | 15 | μΑ |
| I _{LINh} | | LIN logic "1" input bias current | <u>LIN</u> = 15 V | | | 1 | μА |
| I _{SDh} | 2 | SD logic "1" input bias current | SD = 15 V | 20 | 40 | 60 | μА |
| I _{SDI} | | SD logic "0" input bias current | <u>SD</u> = 0 V | | | 1 | μА |

^{1.} $V_{BO} = V_{boot} - V_{out}$.

^{2.} $R_{DS(on)}$ is tested in the following way: $R_{DS(on)} = [(VCC - V_{BOOT1}) - (VCC - V_{BOOT2})] / [I_1(VCC, V_{BOOT1}) - I_2(VCC, V_{BOOT2})]$ where I_1 is pin 14 current when $V_{BOOT} = V_{BOOT1}$, I_2 when $V_{BOOT} = V_{BOOT2}$.

Table 9. Sense comparator⁽¹⁾ (V_{CC} = 15 V, T_J = +25 °C)


| Symbol | Pin | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|-------|-----------------------------------|--|------|------|------|------|
| V_{io} | 9, 10 | Input offset voltage | | -15 | | 15 | mV |
| I _{ib} | 9, 10 | Input bias current | V _{CP+} = 1 V, V _{CP-} = 1 V | | | 1 | μΑ |
| I _{OD} | 2 | Open-drain low level sink current | SD\OD = 400 mV, V _{CP} + = 1 V; V _{CP} - = 0.5 V; | 13 | 20 | 27 | mA |
| t _{d_comp} | | Comparator delay | Rpu = 100 k Ω to 5 V; V _{CP} - = 0.5 V; voltage step on CP+ = 0 to 3.3 V; 50% CP+ to 90% SD | | 100 | 155 | ns |
| SR | 2 | Slew rate | C_L = 10 nF; Rpu = 5 k Ω to 5 V; 90% SD to 10% SD | | 10 | | V/μs |

^{1.} Comparator is disabled when VCC is in UVLO condition.

Waveform definitions L6491

6 Waveform definitions





7 Smart shutdown function

The L6491 device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function.

The output signal of the comparator is fed \underline{to} an integrated MOSFET with the open-drain output available on pin 2, shared with the \underline{SD} input. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low level leaving the half-bridge in 3-state.

Figure 6. Smart shutdown timing waveforms CP+ HIN/LIN **PROTECTION** HVG/ LVG SD/OD τ_2 Open drain gate (internal) disable time Fast shutdown: The driver outputs are set in SD state immediately after the comparator triggering, even if the SD signal has not yet reach the lower input threshold. An approximation of the disable time is given by: $t_1 \cong \tau_1 \cdot ln\left(\frac{V_{off} - V_{on}}{V_{SSD} - V_{on}}\right)$ SHUT DOWN CIRCUIT $t_2 \cong \tau_2 \cdot ln \left(\frac{V_{SSD} - V_{off}}{V_{ih} - V_{off}} \right)$ where: R_{SD} $\tau_1 = \left(R_{ON_OD} / / R_{SD} \right) \cdot C_{SD}$ SD/OD $\tau_2 = \left(R_{PD_SD} / / R_{SD} \right) \cdot C_{SD}$ FROM/TO CONTROLLER SMART SD LOGIC $V_{on} = \frac{R_{ON_OD}}{R_{ON_OD} + R_{SD}} \cdot V_{BIAS}$ C_{SD} $V_{off} = \frac{R_{PD_SD}}{R_{PD_SD} + R_{SD}} \cdot V_{BIAS}$ AM03334



Smart shutdown function L6491

In common overcurrent protection architectures, the comparator output is usually connected to the SD input and an RC network is connected to this SD/OD line in order to provide a monostable circuit, which implements a protection time following the fault condition. Differently from the common fault detection systems, the L6491 smart shutdown architecture allows immediate turn-off of the output gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the current output switch-off. In fact the time delay between the fault and the output turn-off is no longer dependent on the RC value of the external network connected to the SD/OD pin. In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time, the internal logic turns on the open-drain output and holds it on until the SD voltage goes below the smartSD unlatch threshold V_{SSD}. When such threshold is reached, the open-drain output is turned off, allowing the external pull-up to recharge the capacitor. The driver outputs restart following the input pins as soon as the voltage at the SD/OD pin reaches the higher threshold of the SD logic input. The smart shutdown system gives the possibility to increase the time constant of the external RC network (that determines the disable time after the fault event) up to very large values without increasing the delay time of the protection.

Any external signal provided to the SD pin is not latched and can be used as control signal in order to perform, for instance, PWM chopping through this pin. In fact when a PWM signal is applied to the SD input and the logic inputs of the gate driver are stable, the outputs switch from the low level to the state defined by the logic inputs and vice versa.



16/24 DocID024832 Rev 1

8 Typical application diagram

FROM CONTROLLER

Root

SHOOT

THROUGH

PROM CONTROLLER

Root

SHOOT

THROUGH

THROUGH

PROM CONTROLLER

Root

SHOOT

THROUGH

PROM CONTROLLER

Root


SHOOT

THROUGH

THROUG

Figure 7. Typical application diagram





Bootstrap driver L6491

9 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is usually accomplished by a high voltage fast recovery diode (*Figure 9*). In the L6491 an integrated structure replaces the external diode.

CBOOT selection and charging

To choose the proper C_{BOOT} value the external MOS can be seen as an equivalent capacitor. This capacitor C_{EXT} is related to the MOS total gate charge:

Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It has to be:

Equation 2

$$C_{BOOT} >>> C_{EXT}$$

if Q_{qate} is 30 nC and V_{qate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop is 300 mV.

If HVG has to be supplied for a long time, the C_{BOOT} selection has also to take into account the leakage and guiescent losses.

HVG steady-state consumption is lower than 120 μ A, so if HVG T_{ON} is 5 ms, C_{BOOT} has to supply C_{FXT} with 0.6 μ C. This charge on a 1 μ F capacitor means a voltage drop of 0.6 V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has great leakage current).

This structure can work only if V_{OUT} is close to SGND (or lower) and in the meanwhile the LVG is on. The charging time (T_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS $R_{DS(on)}$ (typical value: 175 Ω). At low frequency this drop can be neglected. Anyway, the rise of frequency has to take into account.

The following equation is useful to compute the drop on the bootstrap DMOS:

Equation 3

$$V_{drop} = I_{charge}R_{DS(on)} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}}R_{DS(on)}$$

where Q_{gate} is the gate charge of the external power MOS, $R_{DS(on)}$ is the on resistance of the bootstrap DMOS and T_{charge} is the charging time of the bootstrap capacitor.

18/24 DocID024832 Rev 1

L6491 Bootstrap driver


For example: using a power MOS with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the T_{charge} is 5 μs . In fact:

Equation 4

$$V_{drop} = \frac{30nC}{5\mu s} \cdot 175\Omega \sim 1V$$

 V_{drop} has to be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

Figure 9. Bootstrap driver with external high voltage fast recovery diode



Package information L6491

10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



L6491 Package information




Figure 10. SO-14 package outline

Table 10. SO-14 package mechanical data

| Symbol | | Dimensions (mm) | |
|--------|------|-----------------|------|
| Symbol | Min. | Тур. | Max. |
| А | 1.35 | | 1.75 |
| A1 | 0.10 | | 0.25 |
| A2 | 1.10 | | 1.65 |
| В | 0.33 | | 0.51 |
| С | 0.19 | | 0.25 |
| D | 8.55 | | 8.75 |
| E | 3.80 | | 4.00 |
| е | | 1.27 | |
| Н | 5.80 | | 6.20 |
| h | 0.25 | | 0.50 |
| L | 0.40 | | 1.27 |
| k | 0 | | 8 |
| ddd | | | 0.10 |

Package information L6491

4.0

Figure 11. SO-14 package suggested land pattern

L6491 Revision history

11 Revision history

Table 11. Document revision history

| Date | Revision | Changes |
|-------------|----------|------------------|
| 11-Mar-2015 | 1 | Initial release. |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

